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Resumo No paradigma tecnolo´gico actual a utilizac¸a˜o de sistemas electro´nicos vai
muito ale´m da automac¸a˜o e controlo de processos industriais rotineiros,
tendo-se direccionado nas u´ltimas de´cadas para a satisfac¸a˜o das necessi-
dades e prazeres do Homem. Em consequeˆncia da utilizac¸a˜o de cara´cter pes-
soal de muitos destes novos dispositivos electro´nicos foi importante adapta´-
los de forma a na˜o comprometerem a mobilidade do seu utilizador. Assim,
uma das dificuldades em desenvolver dipositivos portateis prende-se com
o fornecimento de energia e, tipicamente, a soluc¸a˜o encontrada passa por
usar sistemas de armazenamento, baterias, pilhas ou supercondensadores,
que necessitam de ser recarregados periodicamente. E´ no sentido de evitar o
processo de recarga manual que surge este trabalho cujo objectivo e´ estudar,
analisar e testar uma estrate´gia de captac¸a˜o de energia capaz de dotar um
dispositivo porta´til de autonomia energe´tica. O mecanismo em causa pre-
tende a recolha e conversa˜o da poteˆncia dos sinais de radiofrequeˆncia (RF)
e o foco deste estudo e´ a avaliac¸a˜o, em eficieˆncia e capacidade de multi-
plicac¸a˜o de tensa˜o, de va´rios circuitos de rectificac¸a˜o, considerando sempre
a sua utilizac¸a˜o a elevadas frequeˆncias, Ultra High Frequency (UHF), e
muito baixas poteˆncias. Como resultado pretende-se tambe´m que este doc-
umento constitua uma boa ferramenta de aux´ılio a futuros projectos de
sistemas de recolha e conversa˜o da poteˆncia de sinais de RF ja´ que fornece
uma avaliac¸a˜o profunda das va´rias topologias dispon´ıveis.

keywords RF-DC converter, rectifier, UHF, voltage multiplier, energy harvesting, elec-
tromagnetic waves, wireless sensor network, wireless power transfer, enve-
lope detector, diode, voltage doubler
Abstract In the current technological paradigm the electronic systems appliance is
much wider than automation and control of industrial processes, and in the
last years it has been directed for the satisfaction of the human needs and
pleasures. As consequence of the personal usage of electronic devices it is
at most interest to make them portable, thus avoiding constrains in the user
mobility. However, the power supply strategy used to provide portability to
the devices relies on storage elements, such as batteries or supercapacitors,
whose periodical recharge can be uncomfortable or even impossible for their
users. So, this project intends to avoid the manual recharge process by
proposing an energy harvesting strategy capable to provide power autonomy
to the device. Between many sources of energy available this work chooses
to collect and convert the power of the electromagnetic waves which are
crowding indoor and outdoor environments, and so it aims to study, analyse
and test different circuits whose purpose is to convert radio-frequency signals
into Direct Current (DC) power. The main focus of this circuits assessment
is the power conversion efficiency and the maximum DC output voltage
generation, always considering Radio Frequency (RF) signals with very low
power and frequencies in the range of Ultra High Frequency (UHF). The
main goal of this thesis is to make it a useful tool to be used as a support
in the future project and design of Radio Frequency (RF) energy harvesting
systems, as it offers a deep evaluation in many different circuit topologies
and its constituent elements.
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Chapter 1
Introduction and background
The starting point for this work was the challenge to make the portable device of a Wireless
Sensor Network (WSN) self-sustainable. In order to do that it was thought to combine an
energy harvesting mechanism with a rechargeable storage device, e.g., a battery or a super-
capacitor. Though the energy harvesting system under study was thought to be used on a
specific Indoor Guidance System (IGS) it is also suitable for the portable modules of many
WSN that are supposed to work under similar conditions. So it is necessary to clarify which
work conditions are being referred to that IGS whose purpose is to guide the user walking
through the interior doors of a building. The first consideration to take into account when
designing an energy harvesting system for this purposes is that the devices will be used in
indoor environments, thus limiting the diversity of energy sources. Secondly, once wireless
sensors are being addressed it means that they require some kind of wireless communication
which may embody the energy harvesting system. Therefore the system chosen to collect
energy aims to convert the power from RF signals available in the surroundings into Direct
Current (DC) power that will supply the sensors.
Since the source of energy for the harvesting system was chosen - electromagnetic waves - it
became necessary to evaluate several circuits with different topologies which can convert RF
power into DC power. This evaluation is intended to provide information about the efficiencies
and the DC voltages generated from Radio Frequency (RF) signals with different properties,
i.e., frequency and power, thus allowing to make a correct choice on which circuit must be
used on environments crowded with distinct RF power. The very low power of the RF signals
available in such indoor environments brings out the need to find circuits with very high
efficiency, and so, the main subject of this work was to study the performance of the rectifier
circuits when they are driving very weak RF signals. Formerly, the circuits analysis relied on
their simulation in a Computer Aided Design (CAD) tool, Advanced Design System (ADS),
where the tests included simulations with ideal elements and with accurate models of the real
devices, and lately some of the topologies tested where assembled and measured in order to
prove the accuracy of the simulations.
At the same time the unstable behaviour of the energy harvesting circuit, whose generation
of DC power is strongly related with the availability and properties of the RF signals around
the system, demanded a careful analysis on the storage mechanisms in order to find a solution
that could handle the power collected without being damaged. So the storage mechanism that
better fits with the energy harvesting mechanism chosen for this project was also a matter of
study.
1
1.1 State of the art
In the last 30 years the world faced a huge growth with the appearance of electronic de-
vices in such a way that at present they are all around us and our life is becoming totally
dependent on them. If one just looks around and tries to identify the fields where electronic
devices are involved it will be easy to find a mobile phone in our pockets, a traffic light on
the streets or someone that has inside of themselves a pacemaker, and so, one can conclude
that these devices are present in our houses, industry, hospitals, public services, trade services,
transports, etc.. This steep increase on electronic devices usage starts with the transistors ap-
pearance, which is considered by many as the greatest invention of the 20th century. Because
this magnificent device’s development started during the Second World War it was involved
in secrecy and the origins of its inventors are not so clear. In spite of this, it is possible to
attribute the transistors discovery to four engineers and physicists from Bell Labs, [3, 4]. In
1940 Russell Ohl discovered rectifier properties on a silicon rod when it was flashed by light
and with these experiments he discover the PN junction. Then Walter Brattain and John
Bardeen joined the Ohl’s silicon research group in Bell Labs and they developed the first
transistor, a point-contact device. One month later, in 1948, William Shockley, who started
working with them in 1945, created the first PNP transistor, a germanium device. With this
discovery it became possible to replace the vacuum tubes with transistors which exhibit many
advantages such as smaller size and weight, the possibility of operating at lower voltages, the
absence of a warm-up period, the lower power dissipation, the higher reliability and flexibility
and longer duration, etc. With these developments the electronic engineers saw a huge possi-
bility to design much complex circuits to perform non-mechanical tasks. But two of the main
reasons for the current massive usage of transistors resulted from their easier manufacturing
processes when compared with vacuum tubes and the possibility to integrate many devices in
the same piece producing integrated circuits, or microchips, that can be digitally controlled.
Since the 1980’s the manufacturing processes experienced huge developments and became
highly automated, resulting in low per-unit costs that substantially boosted the transistors
usage.
1.2 Solutions for energy-harvesting
Even with advances on circuitry development allowing the reduction of power consump-
tion of electronic devices, their usage increased and keeps increasing and so does the world’s
need of electrical power. On the other hand it is known that most of the energy available in
the actual world comes from fossil fuel resources, approximately 80% accordingly to [5], and
as direct consequence of the need to produce more electrical power it also increases the levels
of CO2 concentrations in the atmosphere, which counteracts with the actual society’s efforts
to preserve the environment and to become self-sustainable in the production of energy. As
a way to solve these global energy and environmental issues attention is being given to re-
newable energy sources such as sunlight, wind, rain, tides, geothermal heat, etc., which are
naturally replenished and whose exploration is harmless to the environment. However there is
a different way to face the question about feeding the low power electronic devices,[6]: as the
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energy provider to most of those devices is a battery that has to be plugged in to the electric
distribution network whenever it is discharged, it will be useful to add to the device some
energy harvesting system capable of overcoming its energy requirements in such a way that it
can become autonomous. This concept relies on recycling or reusing the energy available in
the surroundings either it comes from natural sources or it results from the wastes of several
systems that are crowding the surroundings. This process to collect energy is called ”energy
scavenging” because the energy is collected and converted from the ambient background where
the system is placed and it is not directly provided by any kind of source, thus resulting in a
cost free energy supply to the device. A general overview on the ambient energy sources and
the power density that each one can generate is summarized at table 1.1. The table 1.1 and
the references [7] and [8] suggest that these sources of energy harvesting systems typically use
solar energy (outside and inside buildings), air flow, vibrations and pressure variations and
human power or temperature and some specific examples of their applications are the energy
recovery from vehicle’s braking systems, piezoelectric sensors placed on the floor, photovoltaic
panels, wind turbines, thermoelectric sensors, etc.. In these fields of energy scavenging tech-
nologies there is another potential energy provider that emerges from the radio frequency
waves used in several telecommunication systems around us,[9], and is this the kind of source
that will be discussed along this work.
Table 1.1: Power density comparison between energy harvesting methods. Source: [2]
1.3 Wireless Power Transfer (WPT)
The power transmission through radio waves is a concept brought out formerly by Hein-
rich Hertz that demonstrated the electromagnetic waves propagation in free space and whose
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experiments also focused on the generation and emission of high frequency signals with very
high power that should be detected at a receiving end far from the source, [10]. However, and
even if Hertz’ work seems to resemble the present practice, it was with Nicola Tesla experi-
ments, carried out at the turn of the XIX century, that the concept of power transmission by
radio waves starts to be exploited. In fact Tesla, an acknowledge genius in the area of low-
frequency electrical power generation and transmission, attempted to create a system, based
on the resonance concept, that would set up oscillations of electrical energy over large areas of
the Earth’s surface, thus creating standing waves into which he would immerse receiving an-
tennas to capture the energy spread by the transmitter, [10]. With this in mind he performed
his first attempt in 1899 with a gigantic coil and a copper ball positioned on its top, which
was resonating at 150 kHz and fed with 300 kW of low-frequency power. According to Tesla,
[10], this huge assemblage produced on the sphere a RF potential that approached 100MV
whose discharges were visible for long periods at long distances. However there are no records
on how much of this power was radiated into the atmosphere and neither is on the amount of
energy that was collected by a receiver at a distant point. Even if Tesla’s work in the field of
wireless power transmission didn’t achieve any great result it boosts forthcoming physicists
and engineers to develop these concepts and to find and fix its malfunctions. More than one
century latter there were developments on the technology used in free-space power transmis-
sion and also many proposed applications were tested. There is a wide range of applications
where this technology is being applied, or planned to be applied, whose power levels involved
are totally different, [10] and [9]. Bearing in mind wireless transmission of high power densi-
ties for long distances, the references [11] and [5] exhibit very actual works with applications
in helicopter powering, solar-powered satellite-to-ground transmission, inter-satellite power
transmission, mechanical actuators for space-based telescopes, small DC motor driving and
short-range wireless power transfer, e.g., between two parts of a satellite. Additional applica-
tions for short distances and lower power densities are in the active area of Radio-Frequency
Identification (RFID) tags and in biomedical implants.
As the subject of wireless power transmission will be strongly discussed in this work it be-
comes relevant to distinguish the two actual ways to share energy between an emitter and a
receiver without wires: using non-radiative or inductive techniques or radiative techniques.
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1.3.1 Non-radiative techniques for WPT
Figure 1.1: Witricity system components.
The WPT architectures that appeal to non-radiative techniques begin from the trans-
former concept of induction between two coils, but the gap between them is widely enlarged.
Despite this strategy seems to be very simple and capable to achieve good efficiencies, when
the distances increase the physical air separation between the two windings results in high
losses, due to leakage inductances and small mutual inductances, thus spoiling the coupling
rates to values at around 0.1, while those for conventional transformers are between 0.95-0.98
according to [12]. [12] presents and compares two examples of non-radiative techniques for
WPT: the simplest technique with contactless transformers and the Witricity. Witricity was
the name chosen for a project, that took place at Massachusetts Institute of Technology (MIT)
by the leadership of Prof. Marin Soljacˇic´, in 2007, aiming to develop a more efficient way to
generate wireless electricity, [13]. This new technology takes part of the near-field behaviour
of an electromagnetic field generator, just like typical inductive techniques, and adds the con-
cept of strongly coupled magnetic resonance to achieve high efficiency in the energy exchange
process. The fig.1.1 shows the system model and basically it has a source resonator coupled
to the driving loop which is linked to an oscillator that supplies energy to the system and
in the receiver’s side there is a resonator coil that is coupled to the output loop to provide
the power to an external load. With the addition of resonators between the primary and the
secondary the inductive coupling rates are improved and they can reach values at around 0.7-
0.9, thus making the inductive process of wireless power transmission feasible. The resonant
frequencies chosen for this technology are in the MHz range in order to achieve high coupling
rates and get practical values of capacity and inductance. From the experiments reported
in [12] it is seen that the efficiency of Witricity is 73% at 5 cm and 24% at 15 cm while in
traditional inductive coupling methods those values of efficiency are just possible at distances
of 1 cm and 4 cm, respectively. Thus it seems that inductive techniques for WPT technology
seems to be suitable for charging a wealth of electrical devices without wires. However, it is
also clear that the possible maximum distances between primary and secondary with these
architectures make them unusable for many applications in which distance is an important
issue, e.g., charging the nodes of a sensors network disposed along a room, and the coils size
also compromise their usage for applications where volume and weight are important points
to be considered, for instance, biomedical implantable devices. These considerations open the
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way for the other kind of WPT that uses electric power coupling instead of magnetic power
coupling - radiative techniques.
1.3.2 Radiative techniques for WPT
Figure 1.2: Block diagram of a radiative technique for WPT.
In fact, the radiative techniques were the first strategies used for WPT since their ex-
periments started, as mentioned above, with Heinrich Hertz, around 1887. Currently these
techniques are being explored in order to create a solution to send the solar energy collected
in the free-space to the ground through a system called Space Solar Power System (SSPS),
which is reported in [11] and [5]. Whatever are the power levels, frequencies, distances and
general environmental conditions of the transmission system, its basic architecture follows
the scheme depicted in fig. 1.2, where it is possible to identify, on the emitter’s side, a RF
generator connected to a power amplifier and then to an antenna and in the receiver’s side
an antenna connected to a rectifier circuit that will deliver DC power to the load. Aiming to
give better knowledge about RF energy transference systems and about their potential and
flexibility to be used in such different purposes, two examples are provided here: an exper-
iment inserted in the Japanese Microwave Energy Transmission Program for SSPS, carried
out by The Institute for Unmanned Space Experiment Free Flyer (USEF), whose goal was
to transmit power from a source to a moving target, and an experiment on the energy har-
vesting field that aims to convert to DC power the electromagnetic waves available on the
surroundings of the system.
Since 1990 the Japanese Institute for The Institute for Unmanned Space Experiment Free
Flyer (USEF) has been studying SSPS as an alternative energy source to sustain the actual
and future electrical requirements of our society. In [11] are presented the developments car-
ried out on this field till the present time and the work that is expected to be done in the
near future. One of the experiments accomplished by this project team intended to try the
WPT on the ground, providing wireless energy to a moving rover equipped with a microwave
receiving system, as reported in [14]. As the experiment is inserted in the global SSPS study
the main targets defined for the structure proposed and tested involve the receiver, the trans-
mitter and its effects on the surroundings. Thus the three main goals were the development
of a transmitter with a very light power-weight ratio, below 50g/W , the design of a power
management system to stabilize the rectenna performance, specially when there are changes
on the connected load, and the test of the effects caused on a 10mW wireless communication
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wave when it coexist with 100W microwaves. For a better understanding on this RF energy
transmission system the fig. 1.3 exhibits its experimental structure and a brief description is
done here.
Figure 1.3: Experimental set-up used to test the WPT system developed at USEF. Source:
[14]
Starting with the transmitter, it has a microwave power source that feeds an active in-
tegrated antenna with 32 elements allowing a very large power transmission with a high
accurate beam control. This microwave transmission system, with approximately 4kg, can
output 120W at 5.8GHz Carrier Wave (CW), thus leading to a power-weight ratio rounding
33.3g/W . Now, focusing on the receiver it also has the structure of an array but in this case
it is made by rectennas - the device comprising the antenna and the rectifier circuitry re-
sponsible to convert RF waves to DC power. The receiver has 3 arrays where rectennas, with
about 65% of efficiency [11], are connected in parallel and these 3 panels are then connected
in series, making it possible to achieve, with the addition of DC/DC converters, a stabilized
6V DC output which will feed the load - a DC motor. As support for a buffer for load changes
the receiver has a lead storage battery that also stores the power excesses. To handle the
battery supportive and charging requirements and with the positioning of the rectennas array
there is also a controlling system on the receiver. The tests performed with this set up led
to the conclusion that the microwave energy received was more than enough to feed the DC
motor, because the experiments showed that while the rover was moving the battery was also
charging. The other target verified was the harmless coexistence of communication waves
with high power waves.
The important point to retain from this experiment is that the WPT using electromagnetic
waves is already possible with acceptable performances, at least when we are talking about
transmission of high power levels under well known conditions - carrier frequency, precise
transmission beam, distances, etc.. But a different application that emerges from the study
of WPT is the reuse of communication waves available on the system’s surroundings whose
power is very low and the frequencies are not always known. As said before this is a kind
of energy harvesting that has being studied lately and has already some experiments like the
one that is presented below.
Facing the increase in the usage of sensor networks with wireless nodes that present high
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efficiency, the authors of the article [15] saw the necessity to develop an energy harvesting
unit to provide complete autonomy to the sensor nodes. With this in mind they designed
an hybrid harvester system assembling in the same piece an Electromagnetic (EM) harvester
and a solar panel thus providing sufficient energy to power some of the currently used sensor
nodes. On the experiments reported in [15] the DC output of the solar panel was connected
to a DC line different from that of the EM harvester output and the solar panel performance
was not evaluated once for this project it was only intended to verify the effect on the rectenna
performance when the panel was added to the surface of the radiating element. Taking into
account the demands to capture communication signals which typically have a big bandwidth
the rectenna design was based on an Ultra Wideband (UWB) monopole, whose output is con-
nected to the rectifier circuit that converts the RF power into DC power. For test purposes
a resistive load was used that was fed by the EM harvester and the measurements performed
include efficiency evaluation while an input power is fixed and its frequency varies and while
different frequency values are fixed and the input power varies. The results achieved with the
prototype developed showed highest efficiencies for two frequencies that were considered on
the design of a matching network and also proved that the circuits have a better performance
as the input power increases. The rectenna proved to accomplish efficiencies around 3% for
−30dBm of power arriving at the input of the rectifier circuit and 40% for −5dBm.
1.4 Indoor Guidance System
Following from the presentation of two different ways for WPT and considering the context
of this project all the work reported here is about experiments and evaluations of radiative
WPT techniques. For a better understanding on this choice it is necessary to give an overview
on the system to which the results of this work should have their first impact and in which
way a WPT can give a contribution to that system. The Indoor Guidance System is a WSN
which intends to help its users to move inside a building giving them orientation to cross
all room accesses. Its architecture was prompted by the automatic landing system that the
planes resort to when they are under poor visibility conditions, also known as ILS. It will be
very helpful to give autonomy to blind people and it could also be useful to implement on
robot mechanisms for autonomous movement.
As described in [16], [17] and [18], the ILS provides radio aids for plane landing giving an
alternative to the typical visual systems. It is a ground-based and air-derived instrument ap-
proach as it comprises a ground component, placed close to the departure end of the runway,
which has two sub-systems for radio signals generation, each one broadcasting two pairs of
very precise directional signals, and it is the responsibility of the plane receiver to derive the
position information. One of the ground’s sub-systems is the localizer, that provides lateral
guidance, and the other is the glide slope, responsible for giving vertical guidance, and each
one generates a constant and well known radiating pattern, as depicted in fig. 1.4. For a
lateral positioning of the airplane it has to follow the line where the received signals from
both beams are superimposed, since this line is aligned with the runway approach path, also
known as the course line. In the same way for a correct vertical positioning the airplane
follows the line where the pair of beams generated by the glide slope are superimposed. The
equipment on board the plane shows the pilot whether it is to the right or left of the course
line and whether it is above or below the glide slope.
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Figure 1.4: The radiation patterns of the localizer and glide scope which constitute the ground
support of ILS system,[19].
Taking this positioning system as an example and aiming to develop a technology for
user’s orientation inside a building it was thought to create a solution comprising of an an-
tenna fixed onto a door to be accessed and a receiver that is carried by the user. Due to the
high number of interference sources existing inside buildings which would difficult the correct
calculation of each beam contribution for the received signal if the same strategy of ILS was
used, it was decided that the emitter would generate only one radio frequency beam. In this
way one of the subjects that deserves a deeper study was the design of an antenna with very
high directivity that would generate in front of the door a horizontal radiation pattern char-
acterized by only a thin lobe centred with the door aperture. Thus the design of an antenna
with these properties was the theme for another study and the work reported here falls on
the receiver design, always under the assumption that the emitter’s radiation pattern has the
shape depicted in fig. 1.5 where a whole system coverage is provided.
Figure 1.5: A wide IGS’s architecture presentation comprising the emitter and the receiver
sub-systems.
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Besides the radiation pattern of the emitter it is important to discuss the working fre-
quency as it compromises the receiver design. Though the communication rate is not an
important issue for our purposes, as there’s no need to send information through the carrier,
a value was chosen in the range of UHF because it allows to build smaller antennas and the
causes of signal corruption existing on indoor environments are not harmful for the system
functioning, as reported in [20].
Figure 1.6: IGS’s block diagram with the emitter and receiver structure.
Similarly with the ILS this indoor guidance system leaves the receiver the task to interpret
and analyse the received signal and to deliver the relevant positioning information to the user.
The simplest way to position the user in the correct direction to cross the door is successively
computing the power of the input signal and then search for the point where it is most
prominent. If only one receiving antenna is used it becomes necessary to make several trial
movements to find out the correct direction the user should follow because the power of two
different points needs to be compared and then the user should only move on if the last value
measured is greater than the former. This strategy doesn’t seem very feasible as it causes
the user to be running in wrong directions until he finds the right one, which can be not only
uncomfortable but also a slow process. Even if the frequency of power measurements is very
high a significant shift is necessary on the user’s position to provide the receiver conclusive
and usable information about the changes on the power values. As a solution to overcome
the drawbacks of the first option it was proposed adding another antenna to the receiver thus
opening the option to simultaneously compare the power received at each of the antennas
placed at different points of the same horizontal plane. This strategy falls back on using a
RF to DC converter as well as a Microcontroller Unit (MCU), to compare the signal strength
at each antenna and to generate and deliver the helpful information for the user, as shown in
the block diagram of fig. 1.6. A simple way to set guidance information using two receiving
antennas results from passing each of the captured signals through an envelope detector that
generates two DC voltages which might be compared within the MCU.
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Figure 1.7: A hypothetical way the user is advised to take through the radiated beam to
approach the door aperture.
The sketch of fig. 1.7 aims to give a better understanding of this plan since it has rep-
resented the positioning beam generated by the transmitter and four possible localizations
of the receiver. Considering the first user’s position, pair L0, R0, it is predictable an output
DC voltage at RED much greater than that at LED, as L0 is positioned outside the area of
maximum radiation and R0 in inside it. Thus if the micro-controller compares these values
it should advise the user to move ahead and slightly to the right, for instance making him
stop at second position, pair L1, R1. Then a second evaluation on the DC voltages generated
will indicate higher voltage at L1 rectifier output than at R1 because accordingly to the Friis
formula, [21], the free-space path loss is proportional to the square of the distance between
the transmitter and the receiver, 1.1, and considering that the system works at UHF a small
difference on the distance to the transmitter makes a very significant change on the power
received. As result the user will be advised to keep moving ahead turning slightly to his left.
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In turn if he stops on the third position, pair L2, R2, the R2 antenna will be out of the radi-
ation pattern beam and its DC voltage will be too small when compared with L2 so the user
will have to move ahead, making a more significant turn to its left, leading him to the fourth
position. This process will repeat until the user reaches the door where the aperture and
the line formed by the right and left antennas should be parallel in order to make possible a
correct cross through. The option to make the position correction faster or smother depends
on the algorithm applied on the micro-controller and much more functions can be added to
this algorithm in order to improve the user’s guidance and experience, like the detection of
wrong way movements or the passing signal. Likewise the type of information that should
be generated by the micro-controller depends on the communication mechanism chosen to
interact with the user which can be a ringing or vibrating signal or an combination of several
voice recordings that are stored on the device and can be arranged in order to give the user
clear information.
Now that the fundamental operation principals of the indoor guidance system are known it is
time to begin with its optimization and it is on this field where the WPT plays an important
role. Because the receiver has to be carried always by its user it is of great interest to find a
11
way to delay or simply dismiss the inconvenience of charging its storage mechanism - battery
or super-capacitor. Thus the big challenge that this work faces is the design of an autonomous
receiver that keeps the characteristics of the operation proposed above.
Indoor environments are typically crowded by electromagnetic waves from several wireless
telecommunication systems that range from wireless local area networks, such as Wireless
Fidelity (Wi-Fi), to mobile device networks, such as Global System for Mobile Communica-
tions (GSM). With the transmitters spreading waves to a wide area there is a huge power
wastage in the waves that never reach the receiver. This opens an opportunity to adapt the
indoor guidance system receiver, which is already equipped with two antennas ready to cap-
ture more energy, in order to make it capable of collecting the electromagnetic waves available
in the surroundings. In other words it is intended to add an energy harvesting system to the
receiver thus defining the device autonomy as the goal of this project.
Recalling the block diagram of fig. 1.6 one can identify an envelope detector whose role is to
evaluate the received signal strength. However the collected energy is not stored anywhere
and once the information about the DC voltage measured is stored on the MCU the energy
there available is wasted. In order to avail this energy it is proposed an architectural solution
to drive the rectifier output to the receiver storage device thus recycling the power of the
electromagnetic waves. Although it seems feasible, the energy from electromagnetic waves is
very low, in the range of µW , and the efficiency of RF-DC rectifiers for these power levels is
very poor, [22] and [23]. This means that more energy sources have to be associated with the
RF signals providing from our guidance system, and the possible ones are the Wi-fi and GSM
since, as said above, they typically have a good coverage inside buildings. So, there’s two
options to furnish the receiver with the capacity to collect RF signals from different sources
keeping the usage of only two antennas: the first one implies that the frequency of guidance
system is chosen within the frequency band of the second source, Wi-Fi or GSM, in which
case the interference issues have to be analysed, and the second option relies on the design of
antennas capable of efficiently covering a wide range of frequencies.
Besides the considerations about the antennas it is even more important to develop the con-
nection circuitry that stands between the antenna and the storage device in such a way that
it can handle input signals with very different frequencies and powers. Because the strength
of the received signals is not constant and its values are very low, as communication waves
are being considered, it seems also necessary to do more than a simple rectification, i.e., the
DC voltage generated has to be pumped up in way to step up the output voltage and make it
possible to directly connect the circuit output with the storage device. This prompts the us-
age of rectifier and multiplier circuits whose efficiencies will be matter of analysis in this work
in order to find the solution that better fits with the global guidance system characteristics.
However, not even the replacement of a simple envelope detector by a multiplier circuit will
ensure the possibility to directly connect its output with the storage device because, actually,
there is nothing assuring that both have the same value. One possible solution relies on
DC-DC converters whose performance evaluation is already out of the scope of this project.
However, it is possible to say that these regulators are not desirable on RF energy harvesting
systems because they have a compulsory need to be externally powered, thus compromising
the profitability of the system. An elementary solution that keeps the passivity of the energy
harvesting system is the parallel connection between the storage device and the two multiplier
circuits with the addition of one diode between each multiplier output and the storage device,
just as sketched in fig. 1.8.
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Figure 1.8: Simplest strategy to connect the RF energy harvesting sub-systems and the
receiver’s storage device.
In this case only when the multiplier output voltage overcomes the battery voltage will it
be possible to store the collected energy, thus making the multiplier circuit choice an essential
issue as the energy harvesting system feasibility relies on its capacity to guaranty a sufficiently
high output voltage even if very low power signals are being received.
1.5 Conclusion
The IGS overview that was given here intends to furnish the reader with basic knowledge
to evaluate the impact that the experiments reported in this work might have on the global
system. Thus not all the subjects mentioned above will be matter of study along this report
and the attentions will be directed to the WPT subject, which is the base of the energy
harvesting system chosen, and also the storage device that suits the system will be analysed.
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Chapter 2
RF Rectifier/ Multiplier circuit
In this project it is intended to recycle the electromagnetic waves existent in the surround-
ings of an indoor environment, using for that propose an energy harvesting system. Whatever
the storage device chosen for the system, it has to be supplied with DC power thus bringing
the need to rectify the RF signals collected. There are several circuits capable of doing that
RF-DC rectification which range from the simple envelope detector, comprising one diode and
one LPF, to much complex circuits that besides the rectification also accomplish DC voltage
multiplication. This chapter aims to provide the reader with useful information about the
performance of these circuits considering the very low power values of the captured signals,
starting from −60dBm. The main targets of this performance evaluation are the circuit’s
efficiency and the output voltage achieved, while different input power conditions are tested.
The current chapter will present some of the possible circuits that can be used to perform
the RF signals rectification and multiplication. It starts with the study on the basic elements
of the circuits which are typically used for these purposes, taking into account that these
devices will be polarized by the captured signals, thus requiring a careful analysis on their
behaviour by the range of frequencies and power levels considered for the RF signals. Then
it proceeds with the exposure of the different circuits, which comprises the evaluation while
ideal elements are used and when the real ones are considered. Along these circuits exposure
the results from their simulations on the software ADS will be analysed. To finish with the
circuits presentation all the ones here studied will be compared in what relates with their
efficiency, DC voltage output and complexity. There’s also a final section where a source-pull
mechanism is explored whose purpose is to find the source impedance that maximizes the
power transfer between the source and the load, i.e., it is used to match the antenna respon-
sible to capture RF signals with the rectifier circuit within a range of input power levels and
frequencies. Unless it is mentioned, this circuit was used in all the simulations performed to
maximize the results achieved.
14
2.1 Diode as rectifier element
Figure 2.1: Half-wave rectifier comprising a diode and a LPF.
As shown in [24], diodes play an important role in the rectifier circuits design because of
their non-linear behaviour. The simplest AC-DC converter is the envelope detector depicted
in fig. 2.1 and it is only necessary a diode and a filtering capacitor to build it. Considering
an ideal diode, whose I-V curve is presented in fig. 2.2, one can easily understand that during
the high voltage arch of the input signal the diode acts like a short circuit and the source
charges the capacitor and the load, while in the low voltage arch the diode acts like an open
circuit and the capacitor feeds the load. With a proper choice of capacitor and resistor values,
in the way that the filter time constant is much higher than the source signal period, i.e., the
cutting off frequency of the filter is lower than the input signal frequency, it is possible to
generate a DC voltage source with low ripple.
Figure 2.2: Ideal diode’s I-V curve.
However, there are no ideal diodes, so it is important to know how the real ones work
and what are their limitations. To understand the terminal characteristics observed on a
real diode one should begin with an understanding of the physical processes that take place
on these devices during their operation, so this section aims to give basic knowledge about
this subject, mainly drawing the information contained in [25] and [24]. Once diodes are
made by semiconductor junctions it is worth explaining the current flow process through an
intrinsic semiconductor, from which a diode is made, for instance a piece of pure silicon.
When a piece of silicon is at sufficiently low temperature each of its atoms share their valence
electrons with a neighbouring atom, setting covalent bonds that doesn’t leave free electrons.
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Consequently there’s no possibility to conduct electric current. As the temperature rises to
a level that allows the covalent bonds to break, the electrons start leaving their owners and
for each electron released two carriers are generated: an electron and a hole. Consequently
the carriers start moving along the intrinsic semiconductor creating different kinds of motion:
carriers diffusion and carriers drift. The former can be result of random motion due to thermal
agitation, and in this case it doesn’t result in a current flow, or if it does it’s a small current
along a specific direction which is created if, by some reason, the concentration of holes or
electrons along the piece of semiconductor changes. Besides this kind of carriers motion, when
an electric field is applied across the piece of semiconductor the holes and electrons will be
forced to flow in the same direction and opposite ways thus generating a drifting current. The
current density that results from this mechanism of carriers motion is strongly dependent on
the density of carriers existing on the semiconductor, as proven by equations 2.1 and 2.2,
where q is the magnitude of the electron charge, Dp and Dn are the diffusion constants of
holes and electrons, respectively, x is the axis that crosses the piece of semiconductor in the
same direction where the electric field is applied and, finally, p and n are the concentration
of holes and electrons. As said above, for an intrinsic semiconductor the number of holes and
electrons generated is the same, as for every electron that leaves his atom breaking a covalent
link there’s a hole that stays in its place. In order to increase the semiconductor ability to
drive electric current without the need to increase its temperature it becomes necessary to add
some impurity that disables all valence electrons to establish covalent links, thus creating free
electrons or holes. Therefore the carriers concentration doesn’t depend on the temperature
and a doped semiconductor drives current even at thermal equilibrium.
Jp = −qDp dp
dx
(2.1)
Jn = qDn
dn
dx
(2.2)
Once a brief explanation on semiconductors was given, it becomes easier to understand the
diodes functioning because to build them it is necessary to create a pn junction, i.e., to join
together two pieces of a semiconductor material, each one doped with a different kind of car-
rier. Additionally two metal contacts are added to the external surfaces of the pn junction,
like shown in fig. 2.3, to make this device usable for circuit assembly. These two pieces can be
made from the same material, commonly silicon, but are doped in different ways: the p-type
semiconductor has a majority of positive carriers - holes, and the n-type semiconductor has a
majority of negative carriers - electrons. As said above, the process of doping a piece of pure
semiconductor intends to increase the number of free carriers and it consists on introducing
a small number of impurity atoms, which will act like electron donors, if they have more
covalent electrons than the pure piece, or like electron acceptors, if they have less covalent
electrons. In a doped semiconductor the concentration of majority carriers is directly related
with the concentration of doping atoms, and it is independent on the temperature, while the
number of minority carriers keeps its temperature dependence.
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Figure 2.3: Physical structure of a pn junction.
Since a p-type and a n-type semiconductors are placed together to create a pn junction,
without adding any external electric field, the holes available in the contact surface of the
p-type side will accept electrons donated from de n-type surface close to it. Thus on the
n-type side some of the positive charge will no longer be neutralized by free electrons that
used to be there and a region of depleted free electrons comes out with uncovered bound
positive charge. The same happens on the p-type side with a region of depleted free holes
being created containing uncovered bound negatively charged. As result of this lack of charges
compensation on both sides, an electric field is generated and hence a voltage drop Vdiff is
generated, which creates a depletion region characterized by higher voltage at the n-side than
at the p-side. This difference will oppose the diffusion of electrons and holes to the p-side
and n-side, respectively, acting like a barrier that has to be overcome to allow the carriers
diffusion. In fig.2.4 is shown a pn junction structure where the depletion region is depicted.
Figure 2.4: Physical structure of a pn junction with the depletion region represented.
The previous brief approach to pn junctions under open circuit conditions helps to un-
derstand the real diode operation on three distinct regions - breakdown, reverse-bias and
forward-bias - that can be identified on its I-V curve, depicted in fig. 2.5. So, while the diode
is reverse biased the depletion region increases because electrons are removed from n-side
and holes are forced to flow to p-side. The removal of the majority carriers from each side
disables the charge covering on the bond regions of the depletion region, and consequently
its width increases until the diffusion current becomes null. There will only be the minority
carriers movement generating a small current, the leakage current - I0. However, the diode
gets into the breakdown region when the charge limit of the depletion region is reached,
which happens when the reverse voltage overcomes a certain voltage, VZK, that depends on
the semiconductor, and then a big diffusion current between n-side and p-side is forced. In
this state the junction generates carriers to handle with the diffusion current through dis-
sipative mechanisms which are not destructive processes, unless the power dissipation limit
is reached. Considering now the forward bias region, one can easily understand that as a
current is forced to flow from the p-side to the n-side the majority carriers in each side in-
17
crease and the depletion region width decreases just like does its barrier voltage, that will
be lower than Vdiff. Owing to a voltage that is applied between p-side and n-side which is
higher than the depletion barrier voltage, the holes and electrons are forced to flow through
the depletion barrier. This process will increase the minority carriers concentration close to
the barrier, thus leading to a carriers recombination that takes place along the p and n-sides
and consumes the excess of minority carriers. In order to keep the equilibrium the majority
carriers that recombined with minority carriers have to be replaced by an external source and
that’s what keeps the diffusion current between the junction. At this point it becomes clear
that the voltage drop between terminals is kept at a value close to Vdiff even if the current
flow increase, thus explaining the right side of the I-V curve depicted in fig. 2.5.
Figure 2.5: Characteristic curve of a real diode.
The existence of the depletion layer acts like a capacitor between the diode terminals.
This capacitance is known as junction capacitance, Cj , and it is an important parameter
for RF devices, since low capacitances imply rapid switching speeds and suitability for high-
frequency operations. To find the values of this junction capacitance the depletion layer is
described as a double layer capacitor which capacitance is given by the expression 2.3,
Cj =
εA
ds
= A
√
qε
2Vdiff (1− VAVdiff )
NAND
NA +ND
(2.3)
where ds represents the width of the depletion layer, VA is the external voltage, Vdiff is the
voltage across the depletion barrier when the pn junction is open-circuited, ND and NA are the
donors and acceptors concentration, A is the area of the section and ε is the semiconductor
permittivity. Considering that when the pn junction is forward biased the depletion layer
width is negligible, one can consider the existence of junction capacitance only in the reverse
bias region. However, under forward bias condition there’s also a parasitic capacitance due to
the presence of minority carriers stored in each of the semiconductor layers, called diffusion
capacitance, Cd, which can be quantified considering the diode current and the transition time
of carriers through the diode. As the diode current under forward bias condition depends on
the voltage applied, i.e., if it is under or above the minimum voltage to overcome the depletion
barrier, Vm - threshold voltage, and the minority carriers concentrations is dependent on
the temperature, the diffusion capacitance reveals these influences. To resume the total
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capacitances of a pn junction it’s possible to define three different regions depending on the
voltage applied:
1. VA < 0: C = CJ - the junction capacitance is the only significant one;
2. 0 < VA < Vm: C = CJ + Cd - while the depletion region is becoming thinner the two
parasitic capacitances coexist;
3. Vm < VA: C = Cd - the diffusion capacitance is the only significant one.
2.1.1 Schottky Diodes
A classical pn-junction diode is not very suitable for high-frequency applications because
of its high junction capacitance. In order to solve this issue, Walter Schottky studied a
different kind of junction to built a diode, that instead of putting together a p-type and a
n-type semiconductors it uses a n-type semiconductor and a metal. In fact, when a n-type
semiconductor contacts with a metal piece the electrons from the former migrate to the last
because the necessary work to free one electron in the first case is lower than in the second
case, i.e., the n-type semiconductor Fermi level is higher than its value for metal. So the
electrons migration will occur until the electrostatic repulsion in each side forces it to stop,
thus creating a depletion region that defines a built in voltage,Vdiff . As there’s no recombina-
tion between minority carriers and majority carriers, because the metal doesn’t have minority
carriers, the built in voltage is in this case lower than that in pn junction. When a positive
voltage is applied between the metal - anode - and the semiconductor - cathode - the current
is conducted by the semiconductor’s majority carriers and once there’s no rearrangement of
the minority carriers in the depletion region it is possible a faster diode transition from the
off state to the conduction state. Another consequence of this way to carry the current flow is
the insignificant minority carriers stored within the drift region in the Schottky diode which
represents a junction capacitance much smaller than in a pn junction with similar size and
doping. So this enables the Schottky diode to switch from on-state to off-state, and vice-
versa, in a rapid manner making these devices preferable to operate at higher frequencies,
microwave or UHF. The on-state voltage drop is determined by the voltage drop between the
metal and the semiconductor interface - the depletion region voltage - and the ohmic voltage
resultant from the resistance of the drift region - the substrate and its ohmic contact.
Besides the good operation characteristics shown by Schottky diode, they have some limita-
tions due to the relatively small silicon barrier height utilized to allow a low drop voltage and
a fast recovery time. The narrow silicon barrier also makes the thermionic emission compo-
nent of the leakage current to be dominant when the device is reverse biased thus resulting
in a reverse saturation current, Is, orders of magnitude larger in a Schottky diode than in
pn-junctions, where the diffusion-driven minority carriers is the more significant source of the
reverse-saturation current. Hence this reverse saturation current is strongly dependent on the
temperature and barrier height.
It is important to retain from this brief exposure of diodes structure and functioning that
their non-ideal characteristics have affects on the circuits containing them, that request for a
thorough study. Thus it becomes necessary to point out the main non-ideal characteristics in
order to analyse how each of them affects the circuit separately. From what was said above
it’s possible to list the following four parameters: series resistance, Rs, reverse current satura-
tion, Is, junction capacitance, Cj , and transition time, TT . In the pursuit of a comprehension
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of how parasitic effects of diodes shape the circuits behaviour, in this chapter the exposure
of each topology is followed by simulation results considering, formerly, the four parameters
separately and then the diode more accurate model which try to describe its real way of
functioning.
2.1.2 Non-linear Diode Model
For the purpose of helping on the project design tasks several CAD programs are avail-
able. These tools allow us to assess quantitatively whether or not a circuit meets its design
specifications, prior to the circuit being built. To yield reliable results it’s necessary to supply
the simulation tool with accurate devices models capable of replicating their real electrical
performance addressing important design requirements as low or high frequency operation,
linear or non-linear system behaviour, normal or reverse mode of operation, etc..
In order to create the diode model its non-linear I-V curve is modelled by a slightly modified
form of the Shockley equation derived on [25] that describes the current flow through a diode
under forward bias conditions,
I = I0(e
VA
vT − 1) (2.4)
where I0 is the reverse saturation current, vT is the thermal potential and VA is the voltage
applied to the diode terminals. But even under reverse bias conditions the current flow is
not constant, null as it could be expected, due to the non-ideal characteristics of the diode
already mentioned above, and the I-V curve also as to be modelled. So the current drawn by
a diode can be described by the 2.5 system equations where the additional parameter N is
used to bring the model in a closer agreement with actual measurements of the diode.
Id =
{
Is(e
−10 − 1) + IsN×vT × 10−10(VA + 10×N × vT ) if VA < −10×N × vT
Is(e
VA
N×vT − 1) if VA ≥ −10×N × vT
(2.5)
Furthermore, as presented earlier, the carriers motion between the diodes terminals brings
out the diffusion and junction capacitances which also have to be modelled. The junction
capacitance considers the space charge Qj in the depletion region and depending on the
applied voltage two different situations may occur as this is under or above the threshold
potential, Vm = Fc × Vdiff , as exposed in 2.6. The Fc factor describes the depletion barrier
narrowing when a forward voltage is applied to the diode which lead to a built-in voltage,
Vdiff , always higher than the threshold voltage, Vm. Another relevant non-ideal effect that
has to be modelled is the diffusion capacitance, that also brings out the need to distinguish
two distinct situations, depending on the diode current, just as described in 2.7. For this
parameter instead of talking about diffusion capacitances a new concept of transition time
TT is introduced, once this non-ideal effect is visible measuring the transition time between
the states of on and off of the device. Finally RS represents the voltage and power losses that
accomplish the injection and extraction of charges in the charge neutral domains.
Cj =
{
Cj0 × (1− VAVdiff )−M ifVA ≤ Fc × Vdiff
Cj0
(1−Fc)M [1 + (
M
Vdiff×(1−Fc))×(VA−Fc×Vdiff ) ] ifVA > Fc × Vdiff
(2.6)
Cd =
 TT × Is × e
−10
N×vT ifVA < −10×N × vT
TT × Is×e
VA
N×vT
n×vT ifVA ≥ −10×N × vT
(2.7)
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These parameters are the most important ones used on simulation tools, such as ADS, and
beside it could also include other parasitic effects, as noise or sidewall effects, they won’t be
addressed in this work as their influence is overcome by the influence caused by those param-
eters considered. So it is possible to describe the diode with the circuit depicted in fig. 2.6
where the current and the capacitor values are dependent on the voltage applied in the ways
mentioned above. It’s clear that some parameters have to be defined in order to simulate the
non-linear diode model whose settlement involves practical tests and measurements on the
device. The table 2.1 summarizes the ones used by the given expressions for Id, Cj and Cd
which comprise the most important ones used on simulation tools as SPICE or ADS. The
table also includes two parameters always considered by the simulation tool chosen which
describe the diode temperature dependencies, Wg and pt.
Figure 2.6: Large scale model of the diode.
Symbol SPICE Description Typical values
IS IS saturation current 1 fA-10 µA
n N emission coefficient 1
τT TT transition time 5 ps-500 µs
RS RS ohmic resistance 0.1-20Ω
Vdiff VJ barrier voltage
0.6-0.8V (pn)
0.5-0.6V (Schottky)
CJ0 CJ0 zero-bias junction capacitance
5-50 pF (pn)
0.2-5 pF (Schottky)
m M grading coefficient 0.2-0.5
Wg EG bandgap energy
1.11 eV (Si)
0.69 eV(Si-Schottky)
pt XTI saturation current temperature coefficient
3 (pn)
2 (Schottky)
Table 2.1: Main parameters used on SPICE or ADS to characterize the model of the diode.
The simulation tool chosen to evaluate all the circuits studied along this work was ADS
which provides a diode model that comprises the modelling equations mentioned above and
the possibility to improve the model accuracy by specifying another parameters. It is worth
noting that the circuit will drive directly to the non-linear model of fig. 2.6 if only the pa-
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rameters listed on table 2.1 are described. This modelling strategy enables the study of each
of the most important non-ideal properties separately and the subsequent comparison with
the more accurate diode model that comprise these properties and even more.
2.1.3 Schottky diode SMS7630
Taking back the purpose to collect energy from RF signals the choice of a diode with fast
recovery time and low voltage drop when forward biased is desired. In fact, these properties
become primordials, owing to the fact that only the RF signal which arrives at the rectification
circuit entrance will be used to bias the diodes, and, as the main idea of this project is energy
harvesting, this RF signal is described by high frequency and very low power. Accordingly to
what was mentioned earlier, the Schottky diodes present a faster recovery time and a lower
voltage drop than the pn junction diodes what makes them useful for the rectifier/multiplier
circuits desired. The manufacturer Skyworks provides a series of Schottky diodes, whose data
sheet may be seen in [26], that seems to be a good choice since they were designed for RF
and microwave usage. Furthermore their non-linear model parameters are provided making
the circuitry simulation possible.
2.2 Capacitor application on voltage multipliers
Now that the diode behaviour is presented it becomes necessary to know in which way
the capacitor value affects the rectifier circuit response. For the purpose of rectifying a RF
signal, the simplest circuit which is presented above, fig. 2.1, uses the capacitor as a low pass
filter that has to eliminate the input signal fundamental frequency. With this in mind the
capacitor needs two states of operation during one period of the input signal: while the diode
is conducting the capacitor and the load are charged by the input signal and while the diode
is cut-off the capacitor has to hold the output voltage feeding the load. Thus the low pass
filter time constant, τ = RC, has to be many times greater than half the input signal period,
in order to avoid its discharge during the cut-off period of the diode, and the greater the
filter’s time constant the lower the output DC voltage ripple. Nevertheless the capacitance
shouldn’t take a very high value as it increases the output voltage stabilization period. It
means that there’s a compromise between the ripple value and the time needed to have an
output voltage stabilized.
Besides the capacitors usage for filtering tasks they also play an important role in multipli-
cation circuits, which will be matter of study here, where they will be placed in series with
the RF input signal to add to it a DC component. Similarly to the filtering capacitors the
time constant of these series capacitors has to be many times higher than the signals period
to avoid its discharge during half the input signal period.
2.3 Rectifier and multiplier circuits
Although the envelope detector circuit from fig. 2.1 accomplish the RF signal rectifica-
tion the DC voltage won’t ever be higher than the peak input voltage value because there’s
22
no way to charge the filtering capacitor at a higher voltage. On the other hand the power
levels of the harvested signals are very low, leading to a peak voltage insufficient to activate
a load, for instance, a LED, a buzzer or a microprocessor. For that reason the simple usage
of an envelope detector reveals insufficient and more solutions have to be found. Thereby,
this section purpose is to evaluate solutions of rectifier and multiplier circuits. The circuits
exposure is accompanied by the results of simulations to help their functioning understanding
and to make possible the circuits comparison primarily to their practical realization.
The circuitry was tested on ADS and its elements were modelled in order to produced more re-
liable results. As mentioned above, the diode used in all the circuits simulated is the SMS7630
from Skyworks [26] and some of its characteristics are recorded in table2.2. Considering that
this section aims to give some options to rectify and multiply an RF signal, with several
frequencies and power levels, the simulations here performed exempt an excellent accuracy
and so the effects caused by the paths that connect the elements, which at high frequencies
may affect the circuit, were not taken into account neither were the parasitic effects of capac-
itors and resistors. However, on the next chapter where the practical tests on some circuits
assembled will be exhibited, the simulation results will be shown but at this time embracing
the transmission lines that connect the elements. Another issue about the simulation set up
that is worth mentioning pertains to the RF source used, and about this it is important to
say that only one tone signals were tested but several frequency and power levels were tried.
Finally, with the target to improve the results through an increase on the power transfer be-
tween the source and the load, a circuit to perform a source pull was developed to adapt the
source impedance to the circuit input impedance for a range of input signals with different
powers and frequencies. The source pull circuit will be presented in the next section but
the simulation results here exhibited, unless otherwise stated, reckon the match between the
source and the circuit input impedance.
VF@0.1mA VR@100µA IF (Steady state) PD TOP CT@0.15V RV
(60-120)(mV)
Min. Max. Max.
-65oC to +150oC
Typ. Typ.
1.0V 50mA 75mW 0.3pF 5000Ω
Table 2.2: SMS7630 diode features.
In order to compare the results achieved using circuits with different architectures the
load impedance is kept in each circuit simulation at a value of 2kΩ, the range of input power
levels tried is between −60dBm and 10dBm, and the central frequency is 2.4GHz, unless
otherwise stated.
2.3.1 Envelope detector
Even being the simplest rectifier circuit,[27], [28], [24] and [29], the envelope detector
performance also suffers with non-ideal effects of the real diodes, what suggests two functional
interpretation: one analysing the circuit with ideal elements and another comprising the non-
ideal effects. To start with an analysis on the ideal case lets take the ideal I-V curve of the
diode, depicted in 2.2, and make a sin wave with frequency ω to pass through the device. As
result the output will be the same sin wave but comprising only positive arcs, as described
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by eq. 2.8.
v0(t) =
{
sin(ωt) if 0 ≤ ωt ≤ pi
0 if pi < ωt < 2pi
(2.8)
Now, if the Fourier Transform is computed for the output signal 2.8, it is possible to realise that
between Vin and Vout there are many frequencies with spectral content that were added. In
fact, from 2.9 one can reckon the appearance of frequency components at DC, at fundamental
frequency ω and at even multiples of the fundamental frequency ω, and so one can realise
that it is only necessary to add a LPF to the series diode to generate DC power from RF
signals.
Vout(ωt) =a0 +
∞∑
n=1
[ancos(nωt) + bnsin(nωt)], n ∈ N (2.9)
an =

1
pi , if n = 0
(− 2pi 1n2−1) , if n is even
0 , if n is odd
bn =
{
1
2 , if n = 1
0 , if n > 2 (2.10)
An intuitive analysis around the ideal diode behaviour suggests that only half of the input
power available reaches the load, because the negative voltages are locked by the diode and
only the positive ones can reach the load. In fact, the ideal diode behaves like a variable
resistance which is 0 Ω or ∞ Ω as the input voltage is positive or negative, respectively, and
thus the reflection coefficient (ρ) takes two different values in the same period of the input
signal: ρ = 0 during the positive arch of vinRF , while the impedance seen from the source
is RL Ω, and ρ = 1 during the negative arch, while the impedance seen from the source is
∞ Ω. Though this analysis along time can be very simple, the spectral content of the RF
signal available at the input can also be compared with that of the output signal in order to
assess in which way the passing through the diode constrains the power drained between the
source and load. So, taking into account the expression 2.11[30], which computes the average
power of a periodic signal s as if it were a voltage or current passing through a 1Ω resistor,
and considering the Fourier transformer of the input and output voltage signals it is possible
to find the expressions 2.12 and 2.13.
PAV (s) = [srms]
2 =
1
T
∫ T
0
s2rms(t)dt (2.11)
PAV (vin) =
1
T
∫ T
0
[Vin(ωt)]
2 dt =
1
T
∫ T
0
[sin(ωt)]2 dt = (2.12)
=
1
T
[
t
2
− 1
4ω
sin(2ωt)
]T
0
=
1
2
, with ω =
2pi
T
24
PAV (vout) =
1
T
∫ T
0
[Vout(ωt)]
2 dt =
1
T
∫ T
0
[
a0 +
∞∑
n=1
(ancos(nωt) + bnsin(nωt))
]2
dt︸ ︷︷ ︸
the orthogonality properties simplify this expression[30]
=
(2.13)
= a20 +
1
2
∞∑
n=1
[a2n + b
2
n] =
1
pi
2
+
1
2
(
1
2
)2
+
1
2
(
2
3pi
)2
+
1
2
(
2
15pi
)2
+ ... =
1
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As expected a comparison between these two values of average power leads to relation
PoutAV = 2×PinAV which confirms the fact that the half wave rectifier wastes half of the RF
available power. With the purpose to support this interpretation with simulation results the
circuit comprising an ideal diode was tested on ADS, just as shown in fig. 2.7, where the
diode I − V curve was defined as 2.2 and the input and output impedances were chosen to
be equal in order to avoid reflections at source and load, when the diode is conducting.
Figure 2.7: Simulation of the envelope detector made on ADS.
Under these conditions the power content in each point of the circuit was computed, thus
resulting in the plots of fig. 2.8. Pdiff is the spectral content generated in the diode when
it is draining an 1-tone RF signal, and it is computed as the difference between the input
and output voltage signals multiplied by the diode current, Pdiff = ((vi − vo) ∗ id). As one
can realise when comparing the three plots, the sum of Pdiff and Pout results in Pin. This,
together with the fact that the ideal diode doesn’t dissipate energy, allows to prove that a
portion of the input signal is banned from reaching the load and it is send back to the source.
Indeed, an apparently non-dissipative circuit reveals power losses that can only be justified by
the cancellation, at the source, between incident signal and the portion of it that is reflected1.
1The concept of reflection is not used here exactly with the meaning it has in the study of waves propagation
but instead it refers to the portion of the input signal that is blocked by the diode to reach the load.
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(a) Input power spectrum. (b) Output power spectrum. (c) Power spectrum through the
diode.
Figure 2.8: Power spectral content of each point of the envelop detector simulated.
A good way to evaluate the circuits power losses is through the computation of their
efficiency. For this work purposes this concept must be split into two different efficiencies:
Power Conversion Efficiency (PCE) and Power Overall Efficiency (POE). The PCE evaluates
the ratio between the signal delivered to the load and the portion of the input signal that
actually is delivered to the rectifier circuit, eq.2.14, and the POE computes the ratio between
the signal delivered to the load and the signal available at the input, eq.2.15.
PCE =
Pout
Pin
=
Pout
Pincident RF Pw − Preflected RF Pw =
Pout
Pout + Pdiff
(2.14)
POE =
Pout
Pin RF
=
Pout
Pincident RF Pw
(2.15)
Depending on the purposes of the circuit being evaluated the power delivered to the load can
take into account only the harmonics whose existence at the output is desired, and so along
this work for all the circuits that intend to generate a DC voltage only the DC power content
of the output signal is considered. Working out these values for the envelope detector with
an ideal diode and without the LPF it is possible to find a PCE of 100% and a POE of 50%,
considering all the output harmonics, and conclude that these values meet the common idea
that an half-wave rectifier wastes half of the input signal.
To reclaim the purpose of generating a DC voltage from a RF signal, a LPF is added to the
circuit simulated above and the results coming from this change showed a deterioration on
the POE determined by simulation, which dropped to 37.77%. Once again there is no power
dissipation within the circuit and so if less power is reaching the load it means that more
power is being reflected to the source. Actually, the reason for this increase in the power
reflection becomes from the fact that the LPF, which is designed to reject all the frequencies
above the DC component, forces the reflection of all the spectral contents except that at
0Hz. Computing the DC power content that reaches the load it is possible to compare it
with the RF power available at the input and to find out the maximum efficiency of a half-
wave rectifier with LPF. Thus equation 2.16 reveals a maximum DC power of 1
pi2
W arriving
to the load which, as determined by equation 2.17, places the theoretical circuit efficiency
at 2
pi2
' 20.26%. Although this value of POE is quite below that determined by simulation
the difference seems to result from mismatching problems, since the equations 2.12 and 2.16
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assume that only the diode and the LPF reflect power, what actually is not true because
the LPF addition changes the matching between the circuit and the source and part of the
power arriving to the source is send back to the circuit thus increasing the DC power content
generated.
PDC(Vo) =
1
T
∫ T
0
a20dt =
1
pi2
W (2.16)
POEEDWith LPF =
PDC
PinRF
=
1
pi2
1
2
=
2
pi2
(2.17)
Until this point the diode was considered to be ideal following the I-V curve 2.2, but as men-
tioned earlier its real functioning has proven to be very different and it becomes necessary
to evaluate its non-ideal parameters. Four parameters describing the diode’s non-ideal be-
haviour were listed above - Rs, Is, Cj and Cd/TT - and each of them was assessed separately
using two parts available on ADS: one allows to define the current flow through the device
depending on the voltage applied to it and the other simulates a capacitor whose capacitance
is dependent on the voltage applied. In this way it is possible to apply the equations shown
above that describe how each parameter affects the diode behaviour. The first parameter to
be considered is the Rs whose event on the diode I-V curve is depicted in fig. 2.9.
Figure 2.9: Effect of the series resistance on the I-V curve of the diode.
When the series resistance of the diode is taken into account the equality Pin = Pout+Pdiss
is kept, however the circuit becomes dissipative and the efficiency is reduced because the power
cancellation, that results from reflections, is kept and a resistive dissipation is added. The
dissipative influence of Rs is more significant on the DC component because this component
results from the diode action and as proved by 2.9 it is directly influenced by the amplitude
of the signal delivered to the diode. So if the input signal passes through a resistor its am-
plitude shrink and the DC voltage generated is reduced. Once again to evaluate the circuit
performance it was tested for a constant input power of PinRF = 0dBm and the PCE and
POE were computed for several values of series resistance, the results achieved are recorded in
table 2.3b. From those values one can see a big change on the efficiencies while Rs approaches
the load resistance, what is predictable if one thinks that almost half of the input power is
dissipated on the series resistance when it is close to the load resistance, thus strongly fading
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the signal delivered to the the diode.
(a) Graph with the values of table 2.3b.
Rs ∼= 0Ω Rs ∼= 10Ω Rs ∼= 100Ω Rs ∼= 1000Ω
PCE =
PoutDC
sum(Pout+Pdiff )
99.88 97.13 78.00 27.26
POE =
PoutDC
dbmtow(0)
37.77 37.25 33.02 13.16
(b) PCE and POE for different values of Rs.
Table 2.3: Changes on the envelope detector performance when Rs of the diode is considered.
Figure 2.10: Effect of the reverse saturation current on the I-V curve of the diode.
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We now asses the results on considering the diode saturation current,Is, which plays an
important role on the current flow across the diode, as it describes the minority carriers
movement along the junction. In fig. 2.10 is sketched how the increase on the Is shapes
the diode I-V curve showing that while the diode is forward biased the threshold voltage,Vm,
decreases with the increase of Is and while reverse biased the leakage current assumes higher
values for higher saturation currents. This is the price to pay when a diode with low voltage
drop is desired. In fact, to achieve low threshold voltage, as Schottky diodes typically do,
only one kind of majority carriers is used and when the diode becomes reversed biased the
thermionic effects of that majority carriers overcomes the minority carriers movement and
becomes responsible for driving the reverse current, [25]. Table 2.4b has listed the power
efficiencies for the envelope detector with LPF for some values of Is. As can be seen from
that table there isn’t a constant ratio between the Is increase and the efficiencies values thus
reflecting a compromise between the threshold voltage and the reverse saturation current.
(a) Graph with the values of table 2.4b.
Ideal Is ∼= 1pA Is ∼= 1µA Is ∼= 100µA Is ∼= 1mA
PCE =
PoutDC
sum(Pout+Pdiff )
99.88 46.93 59.13 66.19 11.74
POE =
PoutDC
dbmtow(0)
37.77 21.58 26.30 30.95 7.00
(b) PCE and POE for different values of Is.
Table 2.4: Changes on the envelope detector performance when Is of the diode is considered.
Hereupon it is time to evaluate the parasitic capacitances present in the real diodes. The
first to be tested is the junction capacitance, Cj , which represent the charge storage on the
depletion region, with more meaning while the diode is under reverse bias than under direct
bias. The arguments that justify the fact that Cj is more significant under reverse bias
condition are the following:
1. while direct biased the voltage drop across the diode is kept nearly constant thus keeping
the current on the depletion region null and the same happens with Cj ; even if a small
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voltage fluctuation occur the reverse current generated is much smaller than the direct
current flow;
2. while reverse biased the voltage across the diode tends to follow the input voltage,
thus forcing the charge rearrangement on the depletion region that generates significant
reverse current and charges the junction capacitance at higher values.
These arguments also explain the odd diode I-V curve represented in fig. 2.11, generated by
simulation when only the junction capacitance was considered, where it is visible that either
the diode is direct or reverse biased there is always a current sinking. Beyond that there are
two branches describing the diode behaviour when it is reverse biased, whose existence reveals
a different effect of the junction capacitance when the negative terminal voltage is increasing
toward to a positive value or when it is decreasing coming from a positive voltage. Actually,
taking the expression iC =
CdvC
dt , when the voltage applied increases the junction capacitance
starts to discharge thus generating a current drain positive, an on the other hand, while the
voltage decreases the junction capacitance is charged generating a negative current drain. In
short, it means that a correct diode functioning demands junction capacitances sufficiently
low to avoid that the reverse saturation current reaches values on the same order of the direct
current.
Figure 2.11: Effect of the junction capacitance on the I-V curve of the diode.
Therefore, for high values of Cj , if the LPF is removed to the envelope detector, the POE
will overcome the 50% and the diode stops reflecting harmonics to the source, i.e., more than
half the input signal passes through the diode. About the PCE it will keep its maximum
value, 100%, because there is no dissipative elements on the circuit. However, with these high
values of Cj the signal conversion is not possible because at the limit the diode lets all the
input signal reach the load and there is no DC component and harmonics of the fundamental
frequency being generated at the diode. In order to prove this effect, the table 2.5 has the
values of POE and PCE for the envelope detector without the LPF, and the table 2.6b is
filled with that values but considering the replacement of the LPF. Comparing both it is seen
that despite the increase in the POE for higher values of Cj when there is no LPF the DC
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power generated is much lower on that situations, as proved by table 2.6b.
Ideal Cj0 ∼= 10fF Cj0 ∼= 10pF Cj0 ∼= 100pF
PCE = sum(Pout)sum(Pout+Pdiff ) 99.94 99.99 100 100
POE = sum(Pout)dbmtow(0) 49.99 49.86 51.16 81.60
Table 2.5: Changes on the envelope detector performance when Cj of the diode is considered
and the LPF is removed.
(a) Graph with the values of table 2.6b.
Ideal Cj0 ∼= 10fF Cj0 ∼= 10pF Cj0 ∼= 100pF
PCE =
PoutDC
sum(Pout+Pdiff )
99.88 100 97.59 100
POE =
PoutDC
dbmtow(0)
37.77 37.49 0.08 0.07
(b) PCE and POE for different values of Cj .
Table 2.6: Changes on the envelope detector performance when Cj of the diode is considered.
The last parasitic element to be evaluated is the diffusion capacitance, Cd, that emerges
from the minority charges storage on the boundaries of the depletion region, featuring an
area of neutral charge. The effects of the deposition of charges at these regions becomes
dominant when the diode is forward biased, because the depletion region narrows and the
junction capacitance becomes insignificant. As the generation of this area with neutral charge
has a direct relation with the carriers transition time along the semiconductor and the direct
current drawn by the diode, Qd = Idτt, Cd assumes a linear relation with Id. Hence it has no
interest to evaluate the action of Cd under the circuit performance if its current keeps being
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modelled by the curve 2.2. So, in order to make a profitable evaluation, the Id was modelled
according to 2.5, choosing Is = 5µA, and it was realized that the I-V curve keeps its shape
even if the diode characteristic transition time changes, but with that modification it makes
a slight movement along the voltage axis, as sketched in 2.12. However, it is the transition
time between on-off state, and vice-versa, that becomes strongly affected by this property of
the diode.
Figure 2.12: Effect of the diffusion capacitance - transition time - on the I-V curve of the
diode.
(a) Graph with the values of table 2.7b.
Ideal TT ∼= 10ps TT ∼= 100ps TT ∼= 10ns
PCE =
PoutDC
sum(Pout+Pdiff )
75.19 75.07 64.22 3.67
POE =
PoutDC
dbmtow(0)
31.61 31.39 20.26 0.08
(b) PCE and POE for different values of TT.
Table 2.7: Changes on the envelope detector performance when TT of the diode is considered.
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Considering the efficiencies computed under the conditions mentioned above for the enve-
lope detector, 2.7b, it follows that when TT approaches the input signal period, 12.4GHz , the
efficiencies drop abruptly, what gives great relevance to this parameter when RF circuits are
being projected, just as happens in this work.
It is time now to join together all the parasitic elements of the diode, using the more ac-
curate diode model provided by its manufacturer, and see how does the envelope detector
behaves. As occurred with the previous analysis the efficiencies were also computed for the
envelope detector with the diode model, keeping the circuit under the same input conditions,
Pin = 0dBm at 2.4GHz and RL = 2kΩ. Making use on the source pull mechanism the
source input resistance was chosen to increase the circuits efficiency while the diode model
is being used and it was kept for all the other simulation reported at table 2.8. Beside the
results achieved with the ideal diode and the more realistic model, this table also has the
efficiencies computed when each non-ideal parameter was evaluated separately, but at this
time considering the values which are closer to those used at the accurate diode model.
Diode PCE (%) POE (%) n factor
Ideal 99.90 37.37 0.99
Model 63.87 22.79 0.76
Rs = 20Ω 96.02 35.66 0.95
Is = 5µA 82.46 29.30 0.83
Cj = 0.14pF 99.99 33.70 0.98
TT = 10ps 82.42 29.08 0.83
Table 2.8: PCE and POE computed for simulations carried out with the diode model provided
by its manufacturer and with each non-ideal parameter tested separately.
If the efficiencies determined for each non-ideal effect are multiplied, excluding the effect
of Is since it is already taken into account on the evaluation of TT, and the result is com-
pared with the efficiency computed using the diode model, it is realized that the individual
contribution of each of the non-ideal effects studied justifies almost entirely the values ac-
complished with the manufacturer’s model. Besides the individual role played by each of the
non-ideal parameters there are additional losses of efficiency that result from the interaction
between them and from other less significant parasitic elements that are considered by the
diode model. However, the individual study on the main non-ideal parameters chosen was
proven conclusive since it drove the results to values very close to that obtained with the
diode model.
The table 2.8 contains an additional parameter n that represents the circuit multiplication
factor and it is computed through the comparison between the peak input voltage and the
mean output voltage. As expected the multiplication factor accomplished with a simple en-
velope detector could never be higher than one and even to achieve a value close to one it is
necessary to use an ideal diode and to correctly project the LPF.
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At this point, the reasons that justify the low efficiencies accomplished with the envelope
detector are already known and it is possible to conclude that the 22.79% of POE represents
a very low value for circuits of energy harvesting where power conservation has the biggest
interest. Hence, it seems necessary to come out with different circuits that, at least in an ideal
world, offers overall efficiencies greater than the 37.37% achieved with the envelope detector.
So this section keeps going forward presenting another options for rectify and also multiply a
RF wave.
2.3.2 Full-wave rectifier
Although the envelope detector performs the rectification of a RF signal it was proven
above that even in case of an ideal situation it reflects half of the wave the source delivers
to the circuit. Thereupon it seems that a good solution is to add a circuit capable to handle
with the negative values of the input signal, thus creating a full-wave rectifier instead of a
half-wave. To analyse how each branch of the circuit interacts, the first test performed consid-
ered two outputs - one containing the positive arches of the input signal and other containing
the negative ones. Once again the power spectral contents on several points of circuit were
measured and the results showed that in such a case there are no reflections sent to the source
once the counter-phase components generated by each diode are absorbed by that comprised
on the other branch, and vice-versa, thus leading to efficiencies of 100% either it is PCE or
POE.
In order to bring closer to the real values of efficiency the previous results it is necessary
once again to take into account the non-ideal properties of the circuit elements. Similarly to
what was done with the envelope detector the circuit was evaluated testing each of the diode
parasitic effects separately and then the more accurate model of the diode was used. Table
2.9 includes PCE and POE when non-ideal properties are evaluated for values close to the
ones defined on the diode model provided by its manufacturer and also includes these values
for the simulation with the ideal diode and its accurate model. The simulations performed
considered an input signal of 0dBm at 2.4GHz, a load resistance of 2kΩ and to improve the
results the source pull mechanism was used to choose the better source resistance.
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Figure 2.13: Simulation carried out on ADS for the envelope detector with full wave rectifi-
cation and ideal elements.
However, for the purposes of this project two outputs with half sinusoidal wave have no
interest, so two LPF were added to each branch and, as there’s no need on this project to have
a ground plane at 0V , the voltage output was taken between the same two branches, just like
exposed by fig. 2.13. But as happened with the envelope detector, adding a LPF increases
the efficiency losses because almost only the DC component is drained to the output, and the
POE didn’t achieve the 100% even if ideal elements are used.
Diode PCE (%) POE (%) n factor
Ideal 99.99 88.71 1.97
Model 65.49 44.45 1.34
Rs = 20Ω 93.56 82.61 1.83
Is = 5µA 79.05 67.33 1.57
Cj = 0.14pF 99.92 71.68 1.94
TT = 10ps 78.65 66.30 1.44
Table 2.9: PCE and POE computed for simulations carried out under the envelope detector
with full-wave rectification, considering the diode model provided by its manufacturer and
each of the non-ideal parameters tested separately.
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If a comparison with the envelope detector is made the conclusions taken reveal that the
efficiencies decay, from the ideal case to the ones where all non-ideal parameters are tested,
follows the same tendency on both of the circuits except for Cj . In fact, this parameter
becomes very important when rectifying circuits for low power RF signals are being studied
because under significant values of Cj the power driven by the reverse biased diode becomes
close to the power driven when it is forward biased and its important role on driving only
positive or negative values are cancelled. This effect is more significant on the full-wave recti-
fier because two diodes are conducting at the same time while the input signal is close to 0V
and the output capacitors at each branch discharge, thus lowering the output voltage. Hence
one observation easily made is that efficiency losses become more significant as the input
power decreases, because the signal keeps longer time close to voltages that enable the diode
to conduct in both of the directions. Even with Cj lowering the efficiencies of the full-wave
rectifier in a very substantial way, they are in this case settled at higher values than in case
of a half-wave rectifier, making the former more attractive for our purposes of RF energy
harvesting.
By this time only rectifying circuits were presented whose capacity to generate an output
DC voltage don’t overcome the limits of the input signal. From now on, circuits capable to
perform rectification and multiplication of the DC voltage generated are going to be studied.
2.3.3 Doubler
Figure 2.14: Doubler circuit.
This exposure begins with the simplest circuit that is able to perform the rectification and
multiplication of a RF signal - the doubler of fig.2.14 - which results from adding a clamping
circuit between the input signal and the envelope detector explored above, [27], [28] and [24].
This clamping circuit, or DC restorer, shown isolated in fig. 2.15a, is used to establish a DC
reference for the output voltage. Inasmuch as the diode has the polarity shown in fig. 2.15a
and considering it is an ideal diode, it will turn-on when the input goes under 0V, thus charg-
ing the capacitor to the most negative peak of the input signal voltage, and it will turn-off
when the input goes above 0V. If the capacitor is totally charged it will act like a voltage
source whose value is equal to the negative peak voltage and the output will be the result
of adding the DC voltage from the capacitor to the input signal. So the clamping circuit
prevents the output voltage from going below 0V without constrain the positive excursion of
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the output voltage, as may be seen in fig.2.15b.
(a) Clamping circuit. (b) Input square wave and the correspondent wave at
the output.
Figure 2.15: Clamping circuit and its input and output signals.
For a better understanding of the clamping circuit and in view of a correct choice of the
elements values it becomes necessary to carefully analyse the clamping circuit behaviour when
an input signal Vin is supplied. To help the circuit analysis one should consider that Vin is a
square wave as depicted in fig.2.15b, the diode is an ideal element and the circuit is feeding
a RL load, like shown in fig. 2.15a. In this circuit it is possible to see that the diode forces
the voltage across the resistor to be always greater than 0V , and then the three equations of
2.18 come out. 
−vin + vC + iRL = 0
i = C dvdt
vin − vC ≥ 0
(2.18)
At these circumstances vC , for any input signal, is determined taking all the equations of
2.18, just like demonstrated below.
−vin + vC +RLC dvCdt = 0⇔ −vindvC +
vC
dvC
+ RLCdt = 0⇔ dvC−vin+vC = dt−CRL ⇔
⇔ ∫ 1−vin+vC dvC = ∫ 1−CRL dt⇔
ln |vC − vin|︸ ︷︷ ︸Symmetry
property

vc
vci
=
[
− tCRL
]t
ti
⇔
⇔
ln | vin − vC︸ ︷︷ ︸
≥ 0 by 3th eq. of 2.18
|

vc
vci
=
[
− tCRL
]t
ti
⇔ ln vin−vCvini−vCi = −
t−ti
CRL
⇔
⇔ vin−vCvini−vCi = e
− t−ti
CRL ⇔ vC = vin + (vCi − vini)e−
t−ti
CRL
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Given the equation 2.19 and the input signal of fig. 2.15b it becomes easy to understand
how the DC reference is established. At the initial stage, t = 0s, two situations have to be
considered: the immediate instant before t = 0s, named as t0− , and the immediate instant
after t = 0s, named t0+ . Taking the instant t0− the initial conditions of eq.2.19 are vCi = 0V ,
vini = 0V and ti = 0s what brings out vC(t) = vin(t). This behaviour, that is seen when
there’s a quick transition in the input voltage, occurs at the very first instant because the
capacitor when discharged acts like an open circuit and in the transition time it has to handle
a high dvC = (vin − 0)V . But typically this transition period doesn’t change the capacitor’s
charge and its voltage vC is kept on 0V at t0+ . Thus for t0+ the initial conditions change and
vC(t) = −A + Ae−
t
CRL . Accordingly with the vC expression, at the beginning vC is equal
to 0V and if the circuit is left for a sufficiently long period vC establishes close to vin. As
result when the input switches to its positive value the capacitor’s initial voltage might be
somewhere between -A and +A, depending on the circuit’s time constant. Similarly to what
was observed on t = 0s there are two situations for the initial conditions on the transition
instant, tt. One is for tt
− where vCi = −αAV and vini = −AV , and the other is tt+ where
vCi = −αAV and vini = −AV , considering that −1 < α < 1. Under these circumstances the
former case brings to vC = A − (1 − α)Ae−
t−t0
CRL , what can force a high value of dvC in the
capacitor if α ' 1. Again this transition doesn’t change significantly the capacitor’s charge
and so in the second case vC is settled at vC = A − (α − 1)Ae−
t−t0
CRL . Analysing the last
equation of vC one may conclude that if the circuit is left with vin = A for a considerable
time vC becomes +AV. When the input switches now from +AV to -AV the same study might
be done and as result the eq. 2.19 summarize the capacitor’s voltage at each level of vin, not
considering the transition instants neither the first input switch from 0V to -AV.
vC(t) = −A+ (1 + α)Ae−
t−t0
CRL ifvin = −AV
vC(t) = A− (α− 1)Ae−
t−t0
CRL ifvin = +AV
(2.19)
As said before, the clamping circuit aims to add a DC voltage reference close to the peak
voltage of the input signal. However, if the circuit time constant is the same in each half of
the input signal period the DC voltage will be settled around 0V and the output will follow
the input signal. Thus the diode is the responsible device to change the circuit resistance
in each arch of the input signal, i. e., while the input is positive the diode is cut-off and
the circuit resistance is only RL//∞ = RLΩ and as the input becomes negative the diode
conducts bringing the resistance close to RL//0 = 0Ω. With this architecture it is possible
to hit the DC voltage intended for the output as long as the capacitor value and RL avoid
the capacitor discharging during the half period when the diode is cut-off. As conclusion of
this analysis one thing should be mentioned: it is impossible to design a clamping circuit
to rightly work for a large range of input signals frequencies since the series capacitor and
the output resistance have to assure that while the input is in its positive arch the capacitor
doesn’t change significantly its charge, as it would lower the DC voltage settled.
Recovering the doubler circuit it is necessary to evaluate its performance at high frequencies
and low power levels. All the components used on the circuit simulations, except the capac-
itors, were already discussed at the envelope detector analysis. Meanwhile the functions of
the doubler capacitors were already identified and so their values can already be chosen. In
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order to do that, the capacitor from the envelope detector has to be chosen in the way that
the cutting frequency of the low pass filter is lower than the input signal frequency and the
clamping circuit capacitor has to be so that the circuit time constant is kept much higher
than half the input period. These conditions are summarized in eq.2.20.
fc < fin ⇔ 12piRLC1 < fin ⇔ C1 > 12pifinRL
2piτ ≫ Tin2 ⇔ 2piRLC2 ≫ Tin2 ⇔ C2 ≫ 14pifinRL
(2.20)
Upon the doubler circuit several simulations were done to understand its functioning under
ideal and non-ideal conditions. The first simulation was done with an ideal diode, fig. 2.2,
a PinRF = 0dBm, a RL = 100kΩ, exempted the LPF and replaced the square wave used
to study the circuit by a sin wave that better describes the signals which are intended to
capture. In fig. 2.16 the voltage and current signals along the circuit are exhibit. Inasmuch
as the input signal is always changing its value, following the behaviour of a sin wave, it is
necessary to compute the mean value it takes in each positive arc, i.e., its root mean square
needs to be measured.
Figure 2.16: Results of the ideal doubler simulation. The input voltage and the voltage stored
on the series capacitor is represented, as do the current driven by each diode.
Once a sin wave is being delivered by the source its quadratic mean is given by
vp√
2
. This
value has a very important meaning to the circuit functioning because it settles the voltage
at which the series capacitor of the clamping circuit is charged. Because the series capacitor
voltage is set down the input peak voltage the diode positioned on the clamping circuit will
conduct every time the condition vin+VC < 0V is verified, thus generating the reflections that
are sent to the source and cancel its power. Under this explanation the plots of fig. 2.17 can
be easily understood. The fact that there aren’t dissipative elements on the circuit, except
the source and load impedances, keeps the truth on the expression Pin = Pout+Pdiss1 +Pdiss2
and allows to achieve the following conclusions: the diode D2 - clamping circuit - generates
reflection at some harmonics of the fundamental frequency which are sent to the source; the
harmonics generated by diode D1 - envelope detector - are insignificant because diode D2
forces the voltage supplied to diode D1 to be always greater than 0V and it has never to
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reflect the signal. The direct consequence coming from this conduction of diode D2 is the
impossibility to achieve overall efficiencies close to 100% even if ideal elements are being used.
However the reflections generated doesn’t diminish the power overall efficiency, POE, so sig-
nificantly and if the source and load impedances have the same value, the circuit can reach
82.45% of POE. Another test was made changing the input impedance from RL to
RL
2 and
the result revealed an improvement to POE whose value was set at 93.21%. The reason why
there’s a rising in POE that follows the decrease in the relation between RS and RL owes to
the division of the reflected signals generated by diode D2 and the reflection coefficients, ρ,
on each side of the circuit. In fact, has diode D1 is always conducting and the series capacitor
represents a DC voltage source without output resistance the signals sent back by diode D2
will be split between the source and the load - if they have the same resistance the power
will be equally divided; if the source has lower resistance more power will be sent back there
and if the source has higher resistance more power will be sent to the load. On the other
hand if the impedances are not the same the reflection coefficients are no longer 0 and they
become symmetric, which proves to have benefits for some relations between the source and
load impedances. Choosing an impedance source that is half the load impedance, a bigger
portion of the reflected signal will be sent back to the source and, as its reflection coefficient
will be negative, the signal arriving there will suffer from a delay of 90 deg and then will be
added to the input signal and sent back to the circuit. As result the power driven by diode
D1 will increase and also does the value of POE. The PCE doesn’t feel the impact of this
reflections thus keeping its value at 100%.
Figure 2.17: Results of the ideal doubler simulation. The power spectral content at the input,
output and across the diodes is represented.
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As done with the previous circuits also the doubler carries from an evaluation on how the
non-ideal parameters of the diodes affects its behaviour. At this time the evaluation was done
for the circuit with LPF and for two different values of load resistance, 2kΩ and 100kΩ, in
order to compare how does the circuit operate while draining very different amounts of current.
It was mentioned above that the source resistance influences the efficiencies of the circuit, so
with the purpose of improving the POE for each of the tested situations, i.e., ZL = 2kΩ
and ZL = 100kΩ, the source resistance was chosen through the source pull mechanism for
the input conditions of 0dBm at 2.4GHz, considering experiments with the more accurate
diode model. The first results here analysed are those measured for ZL = 2kΩ and table
2.10 contains PCE and POE computed for simulation results with the manufacturer’s diode
model and for the results achieved considering separately each of the non-ideal parameters
with values close to the ones used on the more accurate model.
Diode PCE(%) POE(%) n factor
Ideal 99.99 88.83 1.95
Model 65.70 44.32 1.34
Rs = 20Ω 93.63 82.90 1.83
Is = 5µA 78.13 66.50 1.55
Cj = 0.14pF 99.59 72.66 1.92
TT = 10ps 77.93 65.88 1.47
Table 2.10: PCE and POE computed from the results of the doubler simulation with the
LPF, considering RL = 2kΩ. The simulations tried the circuit with the diode model provided
by its manufacturer and with each of the non-ideal parameters tested separately.
From these values it is possible to realise that all the non-ideal properties of the diode
cause on the circuit a lowering on its efficiencies, and once again Is is the one whose role on
the circuit behaviour is more significant. The reason for this bigger influence of Is relies on
the fact that the low power signals which are biasing the diodes make the current driven by
the direct biased diode to take values at the same order of that driven by the reverse biased
diode,Is, and so both drain significant amounts of current at the same time. Considering the
analysis on the ideal doubler functioning made above it is clear that the simultaneous conduc-
tion of both diodes is very detrimental for the circuit behaviour, and this non-ideal property
of the diodes is proved to be the most substantial on the project of rectifier circuits to work
with low power. Moreover it is predictable that this issue becomes even more significant with
the lowering on the input power levels, as will be proven later on, and with the rise on the
output resistance as can be seen at table 2.11.
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Diode PCE POE
Ideal 99.90 10.11
Model 17.03 3.59
Rs = 20Ω 99.88 10.05
Is = 5µA 80.34 8.77
Cj = 0.14pF 99.78 5.98
TT = 10ps 80.32 8.77
Table 2.11: PCE and POE computed from the results of the doubler simulation with the LPF,
considering RL = 100kΩ. The simulations tried the circuit with the diode model provided by
its manufacturer and with each of the non-ideal parameters separately.
Likewise it was done with results of the simulations performed on the doubler circuit with
2kΩ of output load, the table 2.11 contains the PCE and the POE computed for the doubler
with RL = 100kΩ. It was mentioned above that the simulations performed always considered
the best matches between the source resistance and the circuit input resistance, and so it was
expected that for full-wave rectifiers with ideal diodes the PCE and POE didn’t take very
distant values, although the matching of non-linear circuits represents a very hard task. As
matter of fact the envelope detector with full-wave rectification and the doubler exhibited,
for a load resistance of 2kΩ, very close values of acPCE and POE. However this behaviour
changed when the output load becomes much higher, 100kΩ and from table 2.11 a steep
reduction is visible when comparing these two efficiencies for the ideal diode. To help under-
stand this issue and the other very low values listed on that table it is important to take a look
at fig. 2.12 which has the results of a transient simulation made on the doubler circuit with
the diode model. One can realise that against what was expected for the doubler functioning,
both of the diodes are simultaneously conducting almost the same amount of current and,
actually, it totally compromises the desired results. So, formerly, this undesired behaviour
gives the justification for the huge distance between the PCE and POE values because the
matching was done for the circuit with the diode model whose functioning is totally different
from that with ideal elements, and so the source resistance is not adapted for the ideal circuit
and the losses due to mismatching are very high. Beyond this issue of mismatching for the
ideal diode it is visible that for the other tests performed with each of the non-ideal parameter
the mismatching is kept and only for the test with the diode model it is reduced. But an
even more important note to make about this table refers to the huge decay of efficiencies
which is verified when the output load of 2kΩ is replaced by one of 100kΩ. The fig. 2.12
shows the diodes sinking the same amount of current at the same time, which means that the
input signal is divided between the two branches and then the power that follows through
the branch of the clamping circuit is totally reflected, because it ends in a short circuit, and
the one driven to the output is partially reflected. Then when the reflections meet the point
linking the input and the branches they will try new power divisions, that generate more
signals to be absorbed or reflected when arriving at the end of the branches, and this cycle
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will keep growing. Accordingly with this intricate process of reflections the same input signal
will cross the circuit a huge number of times thus abruptly increasing the power losses.
Table 2.12: Results of a transient simulation made on the doubler circuit with RL = 100kΩ.
The signals exhibited are the current through the diodes and the input and output voltages
divided by 1000.
When comparing the POE for each of the three circuits studied until this point the en-
velope detector and the doubler clearly achieve the best results which is mainly due to the
full-wave rectification performed by both the circuits. Consequently these circuits were chosen
to be tested under different conditions of the input signal, in order to accomplish an evalua-
tion on their usage for RF energy harvesting purposes. Thus the first conditions under which
the envelope detector and the doubler were tested considered RL = 2kω, Pin varying from
−40dBm to 20dBm and, making use of the source-pull circuit designed on ADS, each circuit
comprised a matching network placed between the input and the circuit whose purpose is to
improve the POE within the range of input power values considered. The fig.2.18a displays
the results of a transient simulation made on the doubler for Pin = 0dBm and fig.2.18b corre-
sponds to the same graphic but restricted to a shorter period, that brings out the input and
output waveforms. From these plots one may observe that the rectification starts from the
very beginning and the clamping circuit takes only a few number of periods to settle the final
output voltage close to the expected value. As explained before this charging period results
from the time needed to charge the series capacitor, C2, at a voltage equal to the root mean
square of the input signal.
43
(a) Voltage at input, output and across the series
capacitor.
(b) Graphic 2.18b expanded.
Figure 2.18: Results of a transient simulation made on the doubler circuit for a Pin = 0dBm
and RL = 2kΩ.
With respect to the fig. 2.18 it also allows the evaluation of the capacity of the doubler
to perform voltage multiplication, and so taking the voltage values marked in the plot of
fig2.18b, M1 points the peak input voltage at around 777mV what, ideally, would generate
a DC output voltage of Vo = VinRMS + VinPP = 1, 33V . However, there is a slight difference
between the expected output voltage and that reached by the circuit, which is pointed by
marker M2 at 1.07V , whose explanation relies mainly on the fact that the forward voltage
drop across each diode is different from the ideal value, 0V . Actually, if the diode has a
forward voltage different from 0V it forces the DC voltage settled by the clamping circuit to
be lower than VinRMS and it also adds a voltage drop between the input and output signals
of the envelope detector thus lowering the multiplication factor of the circuit. This non-ideal
characteristic has a bigger influence on the circuit multiplication factor as closest are the
voltage of the input signals and the forward voltage of the diode. Still regarding the doubler
ability to step up the output voltage it is worth comparing the multiplication factors at tables
2.10 and 2.11. Those results were achieved for the same input conditions and it is obvious
that n factor is much higher for the circuit with RL = 100kΩ than for that with RL = 2kΩ,
and it results mainly from the non-linear behaviour of the diodes and the high difference of
currents that are drained throughout each of the circuits. Actually, in a non rigorous way,
it is possible to say that once the threshold voltage of the diode is overcome it drives all the
power available at its entrance without changing its forward voltage. However, until that
voltage is reached the diode still drains some current with a forward voltage at its terminals
that is lower than the threshold voltage, and whose value increase with the growing on the
current that is crossing the diode. Hence this explains why the n factor for the circuit with
lower output resistance, and obviously highest drain of current, is much lower than that of
the circuit with an output of RL = 100kΩ.
Despite the small differences between the ideal and the simulated performances of the doubler
it works as desired for a stabilized input, accomplishing the rectification and multiplication of
a 2.4GHz signal and the same can be extended to the envelope detector. Thus it is necessary
to evaluate the performances of these circuits for the range of input power levels chosen above,
from −40dBm to 20dBm. In what refers to these simulations it is important to notice that
the harmonic balance simulation performed by ADS is a frequency-domain analysis technique
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which allows to obtain the voltage and current spectral content directly calculating the circuit
characteristics at steady-state. However, this kind of analysis is inappropriate to measure the
power levels along non-linear circuits since their typical work conditions are different from the
ones at steady-state. Thus to evaluate the power losses and power transfer avoiding harmonic
balance simulations, it becomes necessary to make a transient simulation and then betake an
ADS tool that computes the spectral power content at each point of the circuit. Applying
this methodology it was possible to collect the data that allowed to build the table 2.13 where
only the PCE, the POE and the n factor are reported for the envelope detector with full-wave
rectification and the doubler circuit .
FW ENVELOPE DETECTOR DOUBLER
PSRC PCE(%) POE(%) n factor PCE(%) POE(%) n factor
-40 0.36 0.24 0.04 0.34 0.21 0.04
-30 3.29 2.37 0.14 3.10 2.11 0.15
-20 18.16 15.91 0.46 17.93 15.45 0.46
-10 43.65 40.57 0.98 44.65 43.38 1.00
0 64.40 54.73 1.39 66.01 62.64 1.38
10 26.11 16.81 1.46 22.36 15.56 1.42
20 5.47 1.73 1.19 4.43 1.55 1.07
Table 2.13: PCE, POE and n factor computed to the doubler and the envelope detector for
several values of input power. These results came from a transient simulation and considered
the spectral content of each point of the circuits.
From table 2.13 it is possible to realize that the multiplication of the input voltage is only
possible for input powers greater than −10dBm whether using the envelope detector with
full-wave rectification or the doubler. In fact, one of the reasons for this malfunction with
very weak input signals comes from the very low input voltage accomplished in such situations
which is insufficient to bias the diodes and thus disables the circuit operation. Another jus-
tification that is just applied for the doubler comes from the fact that for some input powers
the diodes might even drive some current which enables the charge of the clamping capacitor,
but the voltage that it adds is lower than the forward voltage of the diode comprising the
envelope detector and so the step up effect is cancelled. Despite the inability of the circuits
to step up the input voltage for low input powers, it seems that for values below −10dBm
there is a considerable amount of DC power that reaches the load, even if its voltage is lower
than the input voltage, what allows us to conclude that these circuits are a good choice for
energy harvesting systems if the load used is able to handle very unstable DC voltages. As
was already proven and will be mentioned again later, if the load resistance is larger it is
possible to achieve higher values of n factor, and the multiplication of the input voltage might
start for lower input values than the −10dBm. However it is important to carefully analyse
in which way this change on the output load compromises the circuits efficiency and if it is
or not profitable.
Considering that the values listed at table 2.13 are being analysed it becomes reasonable to
recall the efficiencies achieved with the circuits using ideal elements, which are almost the
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same for the envelope detector and the doubler: 100% of PCE and around 88% of POE.
As expected the efficiencies of table 2.13 are always below that of the ideal situation and
the source of losses can only be attributed to the diodes which introduce power dissipations,
because of its internal resistance, and additional reflections, that result from the parasitic
capacitances. Beyond these causes there is also the mismatch problem between the source
and the circuit, because the source-pull circuit was used to find the better way to keep the
circuit matched within the range of input powers considered and the result is just a reason-
able but not perfect matching for several input powers. Regardless of this reduction in values
achieved with the doubler and the envelope detector the efficiencies of these circuits are very
satisfactory and it seems profitable to use these kind of circuits to collect RF signals with a
wide range of input powers.
There is still one question about table 2.13 that carries from an explanation and it is the
fall on the portion of power delivered to the load when the highest values of input power are
considered. A quick look on table 2.2 points out a current of 100µA for a diode exposed to
a reverse voltage of 1V and, on the other hand, the simulations with these rectifying circuits
have proven that the diodes are exposed to reverse voltages close to 1V from input powers
above 10dBm. In essence it means that the reverse biased diodes start to drain a significant
amount of current when the input power takes the highest values, which decreases the cur-
rent drained by the diodes forward biased, compromise the circuits operation and cause its
efficiency to steeply decrease.
2.3.4 Doubler with full-wave rectification
The analysis on the envelope detector revealed that, even using ideal elements, this circuit
reflects half of the power available on the source, and so it brought out the necessity to find
a solution to avoid this power waste. The solution came from the addition of a branch that
would drive the negative values available at the input thus making the circuit a full-wave
rectifier instead of a half-wave. As explained on the previous sub-section the doubler is also
not able to reach an efficiency of 100%, even if ideal elements are being used, and so the
same strategy of the full-wave rectifier was tried, and a new branch, symmetric to the doubler
circuit, was added to evaluate whether it brings advantages to the circuit, [28]. Applying the
same strategy used to analyse the previous circuits this new version of doubler was simulated
under ideal conditions, then each of the non-ideal properties was included, formerly separating
each of them and then testing all together, and finally the circuit with the accurate diode
model was tested.
The first simulation done kept two distinct outputs without LPF each one feeding a load of
RL = 1kω and considered that the circuit was being fed with a sin wave. Likewise happened
with the doubler, the circuit under these conditions achieves 100% of PCE and the POE
stays very close to that value, 95.21%. It was previously said that the reason why the doubler
doesn’t allow 100% of POE lies in the incapacity to charge the series capacitor exactly at
the maximum input voltage, thus forcing the envelope detector to stop conducting when the
input is close to its minimum value of voltage, and generating signal reflections to the source.
But if either positive or negative voltages are driven by the circuit, while the input voltage
is crossing the barrier of 0V , both of the branches are biased and the charge available in
each series capacitor is quickly redistributed between them, making their voltage closer to
the positive and negative input peak voltage, depending on which branch the capacitor is
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placed. Thereupon the analysis on the power spectral content of the signal in each point of
the circuit proves these observations: the diodes from the envelope detectors keep conducting
all the time, thus generating no reflections and the diodes from the clamping circuits generate
DC voltage and reflect a component at fundamental frequency that is mainly absorbed by
the opposite branch. As a matter of fact these reflections generated by the diodes from the
clamping circuit are those restraining the POE to reach 100%, because not all of them are
sent to the opposite branch and some power is sent back to the source where it might be
dissipated or reflected again to the circuit.
After having done tests on the simplest architecture of the doubler with full-wave rectification,
a LPF was added to each of the outputs and as result the PCE doesn’t change, because
there aren’t dissipative elements on the circuit, but the POE decreases because the envelope
detectors reflect the harmonics at the fundamental frequency that are then sent back to the
source or to the other branch. In fact, as soon as the reflected signals reach the source, part of
them are reflected and the other is cancelled by the source impedance thus leading to a fall of
POE that is settled at 75.58%. At this point it is important to notice that this POE is lower
than that achieved with the doubler, and the profitability of this circuit is compromised.
Inasmuch as this circuit doesn’t pretend to supply two loads but just one, it was necessary to
join together the two branches adding just one load between them. Under the same simulation
conditions used above for the full-wave doubler with two outputs the POE doesn’t change
significantly and it is settled at 75.77%. As done with the other topologies this circuit was
tested for the ideal diode, the model provided by its manufacturer and each of the non-ideal
properties tested separately, and the results are listed on table 2.14. The source load was
changed in order to achieve the greatest efficiencies with the real diode, and once again it was
computed making use of the source pull mechanism for an input power of 0dBm at 2.4GHz
and a RL = 2kΩ. Comparing the POE between the simple doubler and the doubler with
full-wave rectification one can realise that those values are very close, regardless of a slightly
lowering on the last, and that motivated the reproduction of the experiments done under the
doubler for a wide range of input powers.
Diode PCE (%) POE (%) n factor
Ideal 100.00 47.56 3.86
Model 49.97 42.87 1.94
Rs = 20Ω 83.15 41.58 3.11
Is = 5µA 54.49 28.24 2.11
Cj = 0.14pF 99.99 69.63 3.80
TT = 10ps 55.39 30.82 2.14
Table 2.14: PCE and POE computed for the doubler simulation results with full-wave recti-
fication, considering the diode model provided by its manufacturer and each of the non-ideal
parameters tested separately.
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Recalling the maximum efficiency achieved on the ideal situation, around 75%, and re-
garding the table 2.14 it is noticeable a decline of the circuits efficiency when the real model
of the diode is used. Starting with the effect of Rs, it is responsible for a bigger decay on
efficiencies because this topology uses twice the number of diodes used on the doubler, thus
increasing the dissipative effects. About the junction capacitance there is a constancy on the
way as it affects the circuit, because the POE only experiences a soft decay. Finally, the
reverse saturation current also plays a very important role on the efficiency reduction of the
doubler with full-wave rectification, and depending on the input power level there are two
main reasons that justify this adverse effect. For lower values of input powers the current
driven by each diode reverse biased, Is, can be very significant when compared with the for-
ward current of the direct biased diodes, and so there are always some currents being drained
by both branches whose result is a changing on the desired way of functioning of the circuit
and a consequent reduction of efficiencies. In addition, the tests with the reverse saturation
current also inserts on the diodes a forward voltage drop that increases the circuit losses and
contributes to the explanation of the decay on the efficiencies when ideal diodes are replaced
by the real ones. This effect is much more relevant for higher values of input power because
in such cases the currents that pass through the circuit are so much higher that the Is may
be neglected and on the other hand the forward voltage drop is greater and becomes very
significant.
For these analysis on the rectifier and multiplier circuits our concerns were not only about
efficiencies but also about their ability to step up the voltage of the input signal. Regarding
the multiplication factor it was expected that the doubler with full-wave rectification reached
two times the n factor accomplished with the half-wave doubler, and the experiments with
ideal diodes proved these expectations exhibiting a n factor of 2 for the half-wave rectifier and
4 for the full-wave. However while using the diodes model the n factor is substantially reduced
in both topologies, but the full-wave keeps reaching greater values than the half-wave.
As suggested by the previous exposure on the real functioning of the doubler with full-wave
rectification its efficiency is strongly affected by the input power, which demands a study of
the circuit performance under different input power conditions. This experiments kept the
simulation conditions used for the other topologies studied until this point, i.e., RL = 2kω
and a matching network that was projected with the help of the source-pull mechanism with
the purpose of improving the circuit efficiency for a range of input powers settled between
−30dBm and 10dBm. Thus, table 2.15 lists the efficiencies computed for different input pow-
ers always using the manufacturer model of the diode. All the observations done above for
the doubler with full-wave rectification can be extended for the understanding of the values
listed at 2.15, and it is visible that for this topology the ideal n factor is not 2, like happens
with the previous circuits, but 4. Now comparing the performance of each circuit studied
until this point it has seen a significant decay on the efficiencies for the doubler with full-
wave rectification, although this observation is refuted for higher input power levels. Despite
the enhancement of the n factor brought out by the doubler with full-wave rectification this
topology has proven to be less profitable than the others and so it doesn’t appear like a great
solution for circuits whose purpose is to convert RF signals into DC power. Nevertheless, this
topology was not dismissed and it will be tested again latter but then considering more than
one of this circuits cascaded.
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PSRC PCE(%) POE(%) n factor
-40 0.10 0.06 0.03
-30 0.97 0.64 0.11
-20 7.56 6.31 0.38
-10 26.84 25.64 1.10
0 49.73 42.54 1.94
10 65.62 48.45 2.54
20 15.06 6.44 2.25
Table 2.15: PCE, POE and n factor computed to the doubler with full-wave rectification for
several values of input power. This results came from transient simulations and considered
the spectral content of each point of the circuits.
2.3.5 n-stage Greinacher’s multiplier
Figure 2.19: Greinacher’s half-wave rectifier and multiplier with n stages.
The voltage doubler represents the basic cell that was used, initially by Heinrich Greinacher
and latter by John Cockcroft and Ernest Walton, to generate high DC voltages from Alternating
Current (AC) signals with low voltage, [28] and [27]. This circuit has been widely used in
many applications that require high voltage and low current levels since it can perform an
AC signal multiplication and rectification in a simple, low-cost and compact way. To achieve
high voltage levels the Greinacher’s multiplier cascades several cells as depicted in fig.2.19,
whose functional interpretation may be done with an extension of the transient analysis ac-
complished earlier for the doubler. However, as this kind of analysis was already made for
the doubler and it could become more complex for a big number of cells, the circuit analysis
made here is simpler, neglects the capacitors charging period and interprets each cell of the
circuit at a state when all the capacitors are charged. The exposition keeps using a square
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wave to stir the circuit and it falls upon a 2-cells circuit that can be easily expanded for a
n-cells circuit. Hence, if the circuit starts from a state where all capacitors are discharged and
the negative voltage of a square wave, −Epk, is applied at the input, the capacitor C1 charges
through D1 until this voltage,Epk. Then when the input square wave switches to its positive
voltage, +Epk, the voltage stored at C1 is added arithmetically to the input voltage and so
C2 charges, through D2, until a voltage of twice the input positive value, 2Epk. As the input
voltage switches again to a negative voltage, the capacitor C2 charges C3, through D3, to a
voltage equal to its own, i.e., 2Epk. Finally, with the input at its positive value, C4 is charged
through D4 to a voltage equal to the sum of the input voltage, Epk, the voltage stored at C1,
Epk, and the voltage stored at C3, 2Epk, thus resulting in an output voltage of 4Epk. This
process is sketched on fig.2.19 and one shouldn’t forget that the capacitors charging time was
considered instantaneous, thus leading to an easier interpretation but disregarding the circuit
convergence period.
Thanks to the big versatility of Greinacher’s circuit it is possible to design many different
circuits that, depending on the number of basic cells, N, used, produce an ideal multiplication
factor of 2 ×N . Therefore it becomes useful to simulate and compare some versions of this
circuit and then evaluate which one better fits with the purposes of this project. This moti-
vated the reproduction of the measurements made on the doubler, which results are shown in
table 2.13, for six different versions of Greinacher’s circuit with 2, 3, 4, 5, 6 and 8 cells. By
making use of the source-pull circuit it was chosen for each of the tested circuits the source
impedance that improves the matching between the source and the circuit within a range of
input signals with different powers, from −30dBm to 10dBm. The same load resistance, 2kΩ
was used for all the simulations.
Considering that the circuits under analysis aim to step up and rectify an AC voltage, the top
graphics from fig. 2.20 confront the voltages at input and output of the circuits for different
values of input power, and the bottom graphic exhibits the multiplication factor that relates
the output mean voltages with the input peak voltages. From the first plot it is possible
to verify that although the input peak voltage has very small values for low input powers it
starts being considerable for values above −25dBm and then they keep increasing with the
input power, formerly this is a soft increase but for input powers above −5dBm the input
voltage increases very fast. It is also possible to realise that the doubler achieves highest input
peak voltages for lower input powers which can be explained by the significant change on the
input impedance of the circuit, within the range of input powers considered, when it passes
from 1-cell with one series capacitor to 2 or more cells with 2 or more series capacitors. As
expected, there is no consistency on the output voltage achieved with the different topologies
tested, as it increases with the number of cells used on the circuit. However it is important to
notice that the output voltage gets close to the expected value for lower input powers if the
number of cells is lower, for instance, with 1-cell the multiplication factor should be ideally
close to 2 and from fig.2.20 it is possible to see that it gets close to this value since the input
power overcomes −5dBm and with an 8-cells circuit the multiplication factor doesn’t even
get close to the 16 n factor expected. As studied above the circuits suffer the effects of the
diodes non-ideal parameters and obviously as the number of diodes used increase also do their
parasitic effects, what explains the necessity to supply more power to achieve the expected
voltage, and for circuits with a larger number of cells it not even possible to come close to the
expected multiplication factor because the diodes stop working properly for big input powers.
Thus one important thing to retain from this analysis is that the increase on the number of
cells is not always profitable and from a certain number the n factor achieved with a circuit
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with more cells becomes lower than that achieved with a simpler circuit. So the choice on the
number of cells to use on a circuit has to be carefully analysed considering the input signals
to convert and the load to feed, because, as was already mentioned and will be proved again
latter, the load plays an important role on the circuit behaviour.
Figure 2.20: Input and output voltage comparison between Greinacher’s circuits with different
number of cells.
Besides the capacity to perform a multiplication, it is very important for this project
purposes that the circuit exhibits a good power efficient, and to evaluate this property the
fig. 2.21 reveals the relation between the power delivered to the circuit and the output power,
i.e., the rectifier and multiplier circuits efficiency,PCE, for each circuit at each input power.
Once again and at this time in a more obvious way it is possible to see the steep efficiency
decrease when the input power overcomes a certain value, which depends on the number of
cells used. As explained above it happens because the clamping diodes start to be subjected
to a reverse voltage drop, higher than their breakdown reverse voltage, then they start con-
ducting significant amounts of current and restraining the current drained to the load. It
is evident that the value of input power that triggers the fall on the circuit efficiency is the
same for a number of cells greater than 3, and it is significantly higher than that for circuits
with 1, 2 or 3 cells. For these last topologies the breakdown happens for lower input powers
because the input power is split between a lower number of branches and hence each diode
has to handle with a high amount of power, in such cases the slope is also more steep because
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their efficiencies reach highest values and when the circuits stop working the efficiency decay
is more visible. Now regarding the maximum efficiencies accomplished with these circuits
the doubler presents the best performance within the set of circuits tested followed by the
2-cell circuit and then the 3-cells. The efficiency of the former is above 10% for a width range
around 40dBm, and all the other keep their efficiency above that barrier for a width greater
than 35dBm, which allows us to conclude that these kind of circuits represent a good solution
to rectify RF signals whose power is very low but yet unknown. It is worth remembering that
the efficiency measured relates the output power with the input power delivered to the circuit
and not with the available power at the input, which means that all the losses caused by
a mismatching between the source and the circuit aren’t comprised in the efficiency values
depicted in 2.21 and so this can not be a justification for the different efficiencies accomplished
with each topology. It seems that the main reason for the lowering on the circuit efficiency
with the increase on the number of cells used comes from the division of the input power
between the branches, because if the current delivered to each diode is very low it might
become close to its reverse saturation current, the circuit is unable to operate as desired and
the reflections increase and so do the power losses.
Figure 2.21: Comparison of multiplier and rectifier circuit’s efficiency between Greinacher’s
circuits with different number of cells.
Now, moving our attentions to the circuit adaptation, the fig. 2.22 shows the percentage
of power losses owing to mismatching between the source and the circuit and these values
were calculated comparing the power available on the source and the power that effectively
went through the circuit, i.e., the delivered power. Since an adaptation for a wide range of
input powers was considered, it is important to find out which of the circuits can keep the
efficiency of its matching network high and stable for a wider range of input power values.
In this way the circuits reveal almost the same performance apart from the number of cells
they are using and beside this the efficiencies of those matching networks are very high, what
reveals their big importance.
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Figure 2.22: Comparison of matching circuit’s efficiency between Greinacher’s circuits with
different number of cells.
One last issue concerning the matching between the source and the n-cells circuits as to
do with the range of input powers considered for that and the results achieved by simula-
tion. As mentioned above, on the experiments reported, the adaptation of each circuit was
made resorting to a source-pull circuit, that will be latter explained in detail, whose opera-
tion principle determines the source impedance that will achieve the highest efficiencies not
only for an input power value but for a range of it. On that source-pull circuit the user
can define the range of input power values and the weight attributed to each one for the
computation of the ideal source impedance, thus giving freedom to the matching policy. In
fact, the source impedance of the circuits tested was computed considering some input powers
within −30dBm and +10dBm, giving the same weight to all of it, i.e., the matching policy
was to do an arithmetic mean of the input impedances for each of the powers tried. As result
the matching efficiencies are almost the same within the range considered and the plot 2.22
exhibits an efficiency decay for values out of that range. However, depending on the circuit
purposes the judgement about the input impedance at which the source should be adapted
can be different and the maximum of available power efficiency, and delivered power efficiency,
can be reached for lower or highest input power values.
Finally the matching circuit efficiency and the multiplier and rectifier circuits efficiency are
join together and the result is depicted in fig. 2.23. As could be expected from the last
analysis, the circuits with less cells accomplished the highest total efficiency for a wider range
of input powers, and the circuits with more cells have a very similar performance between
them, even if the addition of one more cell always represent a slight efficiency reduction.
Figure 2.23: Comparison of total circuit’s efficiency between circuits with different number of
cells.
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For the time of the doubler circuit analysis two different load impedances were tried
to assess the changes on the circuit performance when it drains much different amounts of
current, and it was possible to verify that for higher values of RL the reverse saturation current
of the diodes becomes very close to that driven to the output and the desired operation of the
circuit is compromised. This critical behaviour prompted the idea to repeat the experiments
done above for a RL = 2kΩ but now changing that value of output resistance to 100kΩ. Thus
the first results that must be analysed and compared are those about the output voltage and
multiplication factor achieved, whose values are exhibited at fig. 2.24.
Figure 2.24: Input and output voltages and n factor computed for Greinacher’s circuits with
different number of cells and RL = 100kΩ.
From 2.20 and 2.24 it is recognized an obvious enhancement on the circuit’s multiplication
factor and an increase on the output voltages achieved when RL is changed between 2kΩ and
100kΩ. The main reason justifying this behaviour is the lowering on the forward voltage drop
of the diodes that, until the threshold voltage is reached, is strongly dependent on the current
available. So if the voltage drop through the diode is much lower for RL = 100kΩ than it
is for RL = 2kΩ the clamping capacitors are charged to values closer to that of the ideal
scenario, the envelope detectors will diminish the signals voltage in a less significant way and
the voltages achieved at the output become much higher. However, the proximity between
the reverse saturation current of the diodes, Is, and the current driven to the output might
be harmful to the circuits efficiencies and so their values were also computed and the POE is
shown at fig. 2.25.
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Figure 2.25: POE computed for Greinacher’s circuits with different number of cells and
RL = 100kΩ.
In fact, this graphic of the POE proves that, despite the improvements on the multiplica-
tion factor brought out by the increase on the output impedance, the efficiency is compromised
and there are two groups of circuits which share the same tendency: the circuits formed by
1,2 or 3 cells see their efficiencies fall off and those with 4 or more cells experience a small
improvement in those values. Recalling the diode’s properties mentioned at table 2.2 it is
possible to note that it has a reverse breakdown voltage, VR, around 1V , which means that
for reverse voltages above this value the reverse current drained by the diode is around 100µA.
Now comparing the input and output voltages in fig. 2.24 it is easy to understand that there
are diodes functioning under reverse voltages higher than 1V which means that those devices
drive a reverse current closer or even higher than that driven when the diodes are forward
biased and thus the circuit functioning is strongly affected. Taking into account that the cur-
rents passing through the circuits are much lower for RL = 100kΩ than they are for RL = 2kΩ,
the effects of the reverse breakdown current might even be neglected for the last case but have
a strong effect on the former and it justifies the changes on the graphics of POE achieved in
each situation. Keeping this point in mind, the Greinacher’s circuit configuration shows that,
when real devices are being used, the diode dealing with the highest reverse voltage is that of
the first clamping circuit, since it is exposed to the input peak voltage plus the voltage stored
at the first series capacitor, and so this diode is the one that degrades the circuit operation
for lower input powers. This is also the reason why the circuits with lower number of cells
experience a big decay on their efficiencies, because for circuits with lower number of cells the
amount of current driven by each diode at reverse breakdown conditions is more significant
than it is for circuits with higher number of cells where the current is divided between more
branches and that sank to the diode reverse biased may be neglect.
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2.3.6 Greinacher’s full wave rectifier
Figure 2.26: Greinacher’s full-wave rectifier and multiplier with n stages.
In the same way as the doubler was cascaded to try an improvement on the circuits effi-
ciency and to accomplish bigger factors of voltage multiplication between the input and the
output of the circuit, the doubler with full-wave rectification was tested for different number
of cells. Due to the differential output featuring the doubler with full-wave rectification the
cells are linked as depicted in fig. 2.26, and the load is placed between the two outputs of the
last cell. In addition the concept of cell should be distinguished to avoid any confusion, so
one cell for a half-wave rectifier corresponds to one doubler circuit, and it will be referenced
as simple cell, and for a full-wave rectifier it corresponds to two doublers symmetrized and
parallel connected, thus being named as symmetric cell.
To evaluate this architecture the same simulations done above were made here, for several
input powers and different number of symmetric cells and, because it was proven that the
circuit’s behaviour changes when the output load experiments a steep increase, the simula-
tions were done for two different values of RL: 2kΩ and 100kΩ. The exposure of the results
starts with RL = 2kΩ and the voltage values at input and output and the corresponding
multiplication factor are shown in fig. 2.27. Likewise the half-wave rectifier the input voltage
for each circuit doesn’t change significantly, except when only one symmetric cell is used, and
it can be justified by the changes of the input impedance when one or more cells are added to
the simplest circuit. It is possible to realise that the output voltages tend to stabilize at lower
input power for the half-wave rectifier and also that for full-wave rectifier circuits comprising
a higher number of cells the output voltages achieved offer only a slight advantage when com-
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pared to those accomplished with half-wave rectifiers, at least for the range of input powers
considered. This is also proven by the bottom graph in fig. 2.27 where the multiplication
factor is exhibited. In fact, the full-wave rectifier reaches highest multiplication factors but
if one remember that the half-wave rectifier needs twice the number of cells to accomplish
the same multiplication factor of the full-wave it is possible to conclude that the advantages
introduced by the full-wave topology are only profitable for the simplest circuits.
Figure 2.27: Input and output voltage comparison between circuits with different number of
cells.
In fact the full-wave rectifier came out mainly to find a solution for rectify and multiply a
RF signal with greatest efficiency than do the circuits studied until this point, so it gives great
interest to the analysis and comparison of the efficiencies accomplished with each topology.
In fig. 2.28 it is exhibited the POE for the half-wave and full-wave rectifiers computed for
a RL = 2kΩ, and from that graph it is possible to realize of a slight variation in the POE
reached with the pairs of circuits that, despite using different rectifying topologies, accomplish
the same n factor. Actually it is seen that the circuits with full-wave rectification behave in a
close way to that of the half-wave rectifiers inasmuch as the efficiencies achieved with circuits
comprising less number of cells are much higher than those reached with more complex cir-
cuits. Despite this, there is only a significant change between both of the topologies which is
the fact that the circuits with full-wave rectification tend to stop working properly for highest
input powers than those with half-wave rectification, what could only represent an advantage
if it is intended to capture high power signals.
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Figure 2.28: Comparison of half-wave and full-wave rectifier circuits’ efficiency considering
different number of cells.
It is worth now to assess the results achieved with the simulations of the rectifier and mul-
tiplier circuits when a RL = 100kΩ is being used, so the fig. 2.29 has three graphs relating the
input and output voltages measured for full-wave rectifiers with different number of symmet-
ric cells. Just like realised and explained for the half-wave rectifier the steep increase in the
load resistance leads to a substantial increase on the circuits output voltage. There’s another
consequence coming from the lowering of the currents driven through the circuits which is the
fact that with the rise of the number of cells cascaded the multiplication factor increases for
all the versions tested, and the lowering visible in the bottom graph of fig. 2.27 is not repeated
at the bottom graph of fig. 2.27. It is possible to justify this change on the circuits func-
tioning with the diminished forward voltage drop of the diodes, resulting from the fact that
the diodes are working below the threshold voltage, which allows to charge the capacitors at
values closer to multiples of the input peak voltage, as it was supposed under ideal conditions.
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Figure 2.29: Input and output voltage comparison for Greinacher’s circuits with full-wave
rectification and RL = 100kΩ.
Besides the comparison of the output voltage and multiplication factor achieved with very
different values of RL, there is the need to assess the influence that this change means to the
efficiency values. With this purpose the graph of fig. 2.30 compares the POE computed for
the full-wave Greinacher’s circuits with two very different values of RL. From the analysis of
that graph of POE the first noticeable thing on the circuits with RL = 100kΩ refers to the
inversion of the decreasing tendency with the increase on the number of cells cascaded, which
is exhibited by circuits with high draining of current, i.e., RL = 2kΩ. One more time this
behaviour is result of the characteristic I-V curve of the diodes and the fact that they work
below the threshold voltage for RL = 100kΩ. So the tendencies verified in both simulations,
i.e., the first tests performed with RL = 2kΩ and those performed with RL = 100kΩ, can be
explained by the following way: for RL = 2kΩ the current is high, the forward voltage of the
diodes is kept at the threshold voltage and so the increase on the number of cells cascaded
rises the power losses between the input and the output; on the other hand, for circuits with
RL = 100kΩ the current is very low, so the diodes are kept at the area of the diode’s I-V
curve which is below the threshold voltage and where the increase on the current causes the
forward voltage to increase in a much more significant way; the result is that as the input
current is divided by a higher number of branches - increasing the circuits number of cells -
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the forward voltage across the diodes falls substantially and so do the power losses between
the input and the output. Another visible change on the traces of POE when RL changes from
2kΩ to 100kΩ is the lowering on the values of input power at which the circuits reach their
maximum values. Actually the graph of 2.30 suggests that the circuits with RL = 100kΩ start
functioning, and also stop operating properly, at lower input powers than those for circuits
with RL = 2kΩ, which reveals that systems intending to work with low power RF signals are
recommended to choose a load that requires very low current.
Figure 2.30: Comparison between POE of the full-wave Greinacher’s circuits considering
different number of cells and two values of RL: 2kΩ and 100kΩ.
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2.3.7 Modified Greinacher’s full-wave rectifier
Figure 2.31: Modified Greinacher’s full-wave rectifier and multiplier with n stages.
With the intention of improve the Greinacher’s full-wave rectifier efficiency a modified
version is proposed in [28]. There are very simple differences between the original and the
modified version as can be seen from fig. 2.31 where the voltage drop supported by each
capacitor when it is fully charged is sketched to help understanding in which way this version
should achieve better results. From that figure one can see that in the modified version the
capacitors were rearranged so that every diode is excited with the same amplitude of the input
signal. In order to better understand the values sketched in this figure and to show how the
rearrangement of the capacitor is able to keep the diodes equally biased, the exposure of the
circuit is done considering again that a square wave is provided to the circuit, the capacitors
are completely discharged at the beginning and that their charging time can be neglected.
So, with the negative input peak, −Epk, at the entrance C1 charges at Epk through D1, and
when the input switches to its positive peak D2 starts conducting, thus charging C2 at 2Epk,
because C1 is charged and works like a voltage source that is added to the input. Having the
input again at its negative peak, and C1 already charged, C3 is charged through D3 what
forces the right side of C3 at a voltage of 2Epk while its left side is at −Epk. As result the
C3 charges at a voltage of 3Epk. Bringing back the input voltage to its positive peak D4
conducts and charges C4 at a voltage equal to the input voltage Epk plus the voltage of C3,
3Epk, thus resulting in an output voltage of 4Epk. These process repeats for the next levels
of the rectifier circuit and in both branches.
Under those circumstances the diodes are excited with the same amplitude of the input signal
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what keeps them all biased at the same point of their I-V curve, giving good symmetry to
the sub-branches comprised in each side of the full-wave rectifier. Another advantage of this
rearrangement is the lowering on the input impedance of the circuit which makes easier the
matching between the source and the circuit. For circuits working under very high power at
low frequency this solution might not be a good one as it increases the voltage drop through
the series capacitors which could represent a significant increase on the circuit losses. However,
this doesn’t seem to be a problem for this work purposes since the capacitors are to small,
in pF range, leading to almost insignificant inner series resistances - power dissipation while
conducting - and parallel resistances - leakage current - of the capacitors when compared with
the leakage current of the Schottky diodes. The non-ideal effects of the capacitors weren’t
even considered on the simulations here performed.
Identically to the analysis done for the previous architectures which tried circuits with different
number of cells, also the modified version of the Greinacher’s circuits was simulated for several
cells and for two different resistive loads: 2kΩ and 100kΩ. With the purpose to assess if the
modifications made in the circuits change their capacity to step up the input voltage, the first
parameter to be analysed is the multiplication factor whose values for simulations done with
RL = 2kΩ are exhibited in fig. 2.32.
Figure 2.32: Multiplication factor comparison between the typical Greinacher’s circuits and
the modified version, simulated for several number of cells and RL = 2kΩ.
One can realise there is an improvement on the multiplication factor of the modified ver-
sion that seems to become more meaningful once the number of cells used increases. Another
important issue concerns the POE which was computed from the simulations done and is now
displayed in fig. 2.33. The graph with POE proves that the changes made on the Greinacher’s
circuit do not diminish those values of efficiency and so this topology can be used, not only
because it brings out some improvements on the multiplication capacity, but also because it
can offer some structural advantages.
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Figure 2.33: POE comparison between the typical Greinacher’s circuits and the modified
version, simulated for several number of cells and RL = 2kΩ.
Considering the changes on the circuits behaviour when the load resistance experiences
a steep increase, the modified version was also tested with a RL = 100kΩ. So fig. 2.34
proves that also under these circumstances the modified version leads to an increase on the
multiplication factor which is as more significant as higher is the number of cells cascaded.
In what concerns with changes on the efficiencies, fig. 2.35 reveals that one more time the
efficiencies are not affected and it is possible to conclude that this modified version brings
some advantages, though not very substantial, to the typical Greynacher’s circuits.
Figure 2.34: Multiplication factor comparison between the typical Greinacher’s circuits and
the modified version, simulated for several number of cells and RL = 2kΩ.
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Figure 2.35: POE comparison between the typical Greinacher’s circuits and the modified
version, simulated for several number of cells and RL = 2kΩ.
2.4 Transformers at Radio Frequencies
With the intention to find some alternative for the presented multiplier circuits, one can
see from [24] that commonly the rectifier circuits that aim to deliver output voltages higher
than the maximum voltage available on the source, use transformers to increase the peak
voltage of the input signal. Therefore one question arises: why couldn’t a transformer be
used instead of one of the previous multiplier circuits propounded? In the search of the
answer it is important to know that transformers result from the coupling of two inductors
whose behaviour at low and high frequencies is very different. Typically the power losses
of an inductor are represented by a series resistance which value is given by the expression
Rs = ωL/Q =
2pifL
Q , where Q is the quality factor that depends mostly on the shape, size and
material of the coil, and L is the inductance. As one can easily conclude the resistance, and
then the power losses, increase in the same way as the frequency rises and even for inductors
with high Q these losses become very significant for high frequencies what makes their usage
for RF energy harvesting purposes unreasonable.
2.5 Source-pull circuit implementation
This project aims to build an energy harvesting circuit for RF signals whose power changes
arbitrary within a wide range of values. Once the work frequency is very high, 2.4GHz, the
reflections between the source and the circuit need to be lowered in a way that enables the
maximum power transmission, i.e., the source and the circuit have to be matched. With the
matching issue in mind there is a trouble coming from the highly non-linear behaviour of the
rectifier and multiplier circuit that compromises the goal of the project: ideally the circuit
should exhibit an input impedance very stable with the input power changes. To minimize
the losses owing to a mismatching between the source and the circuit a mechanism was de-
veloped on the simulation environment. In a simple way, it takes a Smith chart, selects many
points of impedance on it, a number that can be adjusted by the user, and simulates the
circuit under test for a source which inner impedance sweeps all the impedances chosen. This
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sweep of the source impedance is then repeated for as much input power levels as the user
defines, and over the impedance sweeping and the power sweeping its also possible to sweep
the work frequency. While the simulation is happening the output power is being stored and
in the end all the values are processed by an application developed on MATLAB. The Matlab
application looks for the maximum output power and the corresponding source impedance for
each combination of input power and frequency, storing that values on a matrix and plotting
them on a Smith chart. Hence its possible to distinguish on the Smith chart an area of source
impedances that maximize the power delivered to the output, therefore minimizing the losses
from mismatching.
Once the source impedances that lead to a better performance are confined to an area of the
Smith chart it becomes necessary to choose the exact value that should be given to the source.
The criterion used for that choice is something that depends on the circuit purposes and it
can change as the user intended. Hence on the several source pulls carried out to adapt the
circuits simulated on this project it was only considered one frequency and 11 power values
starting from −40dBm and ending on +10dBm and to find the source impedance that better
fits the circuit’s impedance for the range considered it was made an arithmetic mean of the
ideal impedances for each input power tested.
Thereupon the source impedance chosen has to be forced on the circuit whether it is being
simulated or it is being built. As is known that the impedance will always comprise a real and
an imaginary part and that this work intends to use an antenna as a source, the adaptation
is pursued defining the antenna output impedance equal to the real part of the ideal source
impedance chosen and adding an open circuit stub to force the imaginary part. Thus a sim-
ple circuit was simulated on the ADS to compute the stub length and the output impedance
desired to the antenna, through an optimizing process. The system is shown on fig. 2.36,
where it is possible to see that the optimization aims to find the values conducting to a zero
reflection coefficient between the circuit and the source, taking into account that the circuit’s
input impedance was settled equal to the complex conjugate of the best source impedance
value calculated with the source pull mechanism.
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Figure 2.36: Simulation performed to dimension the matching circuit.
2.6 Conclusion
This chapter began establishing the commitment to find the rectifier and multiplier circuit
that better fits the purposes to convert RF power into DC power. Always working to achieve
this goal, several topologies were tested for a range of input power levels that we think could
be those shown by the signals available on typical indoor environments with some kind of
wireless communication system using RF. Taking into account the very low power character-
istic of the signals considered it was necessary to start the study of each topology by testing
its performance under ideal conditions, and then proceed analysing in which way each of the
non-ideal properties of the elements affects the results. This kind of analysis is not usual
on circuits projected to work with considerable powers because the losses may be neglected,
however for RF energy harvesting the efficiency subject is exactly the main point of interest.
The circuits tested used only three kinds of elements - capacitors, diodes and resistors, and
inasmuch as the used capacitances exhibit very small values it was possible to neglect their
parasitic effects and resume the study on non-ideal parameters of the circuit to those coming
from the real diodes. After a deep study on each topology it was possible to understand the
limitations of each one and also what are the main properties to take into account at the time
of choosing the right diode.
Along the study on the topologies of rectifier and multiplier circuits the connecting wires and
the parasitic effects of soldering the parts were neglected. In reality this is not a big problem,
first because this chapter intends to give a good overview and comparison on several circuits
in order to choose the right one for our project purposes, thus avoiding the necessity to con-
sider these effects that are present on all the circuits, and secondly because those parasitic
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effect can be compensated with a good match between the source and the circuit thus not
compromising the results achieved.
All things considered, it is important to leave this chapter keeping in mind what are the most
suitable circuits to be used on RF energy harvesting systems. Between the half-wave and full-
wave topologies it was seen that the last represents a better solution, since when comparing
two circuits that allow the same multiplication factor, one with hall-wave rectification and
the other with full-wave, they will exhibit the same efficiencies for small multiplication factors
but this tendency changes as the multiplication factor becomes higher. On the other hand, if
the full-wave rectifier topologies are compared with their modified version the improvements
seem to be almost insignificant and the choice can rely on design considerations.
Although the usage of a diode model provided by its manufacturer it is necessary to test and
prove the accuracy of the simulations performed along this chapter, so three different circuits
were design, built and measured in order to compare the predicted results with the measured
ones. These experiments are reported latter on this report.
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Chapter 3
Storage Device - Supercapacitor
The previous chapter studied different circuits with the common target to convert RF
power into DC power and one conclusion taken from those analysis is that the output fea-
tures are strongly dependent on the input features. In fact, the stability of the circuits output
is poor considering the changes on the input signal and so their usage for RF energy scav-
enging implies a careful choice of the load that will handle with the DC power generated.
Taking into account the main goal of this project - collect the RF power available on the
surroundings to supply the portable module of the IGS - it becomes necessary to study which
kind of storage device better fits with the harvesting circuit.
Batteries are the most commonly used technologies for energy storage on WSN, which in
case of self-sustainable systems comprising some kind of energy harvesting technology have
to be rechargeable batteries, such as NiCAD, NiMH or Li-ion. While rechargeable batteries
have high capacity and low leakage, their number of recharge cycles is limited, for instance,
a Li-ion battery has 500 cycles and NiMH has 300 cycles till their capacity falls to 80% of
their initial ratted capacity. The decrease in the battery capacity is due to cyclic memory and
crystalline formation and the subjection of these devices to unstable means of power increases
these effects and makes them unsuitable to handle directly with the energy coming from an
energy harvesting system. Once the energy storage mechanism of supercapacitors is by means
of static charge instead of the electrochemical process used on batteries their number of life
cycles is almost unlimited and they can recovery from fast power fluctuations without causing
any damage. Further advantages of supercacitors are their higher charge-discharge efficiency
in addition to fast charge-discharge characteristics and the main differences with recharge-
able batteries are listed on table 3.1. Because supercapacitors are electrical energy storage
devices that offer higher power density but lower energy density than batteries they can be
used alone to store harvested energy or combined with rechargeable batteries, where their
role is to absorb the energy fluctuations of the source thus providing perfect charging and
discharging to the battery whose lifetime can then be extended.
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Battery Supercapacitor
Energy
storage
method
Faradic reactions; Mass
transfer between the
electrodes
Mostly electrostatic
interactions; Ionic charge
accumulation at the active
material/electrolyte
interface
Discharge
curve
Cycle life
Depending on cycling
profile; Impact of the
active material
degradation and parasitic
phenomena such as
electrolyte degradation
>> 1000000 Impact of
parasitic phenomena such
as electrolyte degradation
Energy
level
60Wh/kg (alkaline)
140Wh/kg (Li-ion)
1− 10Wh/kg
Power
level
0.4− 0.8kW/kg (alkaline)
0.3− 0.5kW/kg (Li-ion) 1− 6kW/kg
Table 3.1: Typical characteristics of batteries versus supercapacitors, adapted from [31].
Then, the purposes of this chapter are to provide the essential informations about super-
capacitors, covering structural issues, modelling of their electrical behaviour and applications,
in order to find if they are compatible with the circuits for RF energy harvesting.
3.1 Structure of a supercapitor
In a structural point of view the capacitors can be divided into three groups,[32]:
Electrostatic capacitors This structure is made up off two metallic plates, representing
two electrodes, which are placed in parallel and separated by a non conducting material
that comprises the dielectric. The maximum voltage that it can handle depends on the
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maximum electric field that may be applied to the dielectric without electrical break-
down, and so the dielectric characteristics have an important effect on the maximum
charge (Q) that is possible to store on the capacitor, as its capacitance is given by C = QV .
Electrolytic capacitors They have the same kind of construction of electrostatic capacitors
but the dielectric is replaced by a conductive electrolyte salt - made up with ions. To
avoid the conduction between electrodes and electrolyte the metallic plates are coated
with a very thin insulating layer. Once the electrolyte carriers have higher mobility
the capacitance of these devices per unit volume is higher than that of the previous
structure. However, against what happen with electrostatic capacitors, these ones have
polarity due to the oxide layer, which is held in place by the electrical field established
during charge, and may explode if the polarity is changed.
Electro-chemical capacitors Also in this structure the capacitors are made up by two
parallel conducting plates with an electrolyte in the middle. The difference here is the
porous structure of the electrodes which makes possible a huge increase on the val-
ues of capacitance. These porous can increase the surface area of the electrodes till
2000m2/cm3 and, in fact, at a microscopic level, it is possible to think about electro-
chemical capacitors as an electrostatic or electrolytic capacitor, whose capacitance is
given by C = ε0Ad , but considering that it has a very high electrode surface-area (A)and
a very small separation (d) between the electronic charge of the electrodes and the ionic
charge of the electrolyte at the contact surface.
A supercapacitor, also known as Electrical Double Layer Capacitor (EDLC) or ultra-capacitor,
as the structure of fig. 3.1 and its properties depend on the choices and dimensioning of the
materials comprising it. So the next points of this work expose building issues, aiming to give
the reader an understanding on the functioning characteristics of these devices.
Figure 3.1: Physical structure of a supercapacitor. Source: [1].
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3.1.1 Electrode
The energy storage on the EDLC is mainly done at a surface level where the ionic and elec-
tronic charges are closer. So the structure of the electrode’s surface is responsible for defining
the capacitance value. Some of the most commonly used materials are carbon, metal-oxides,
conducting polymer, hybrid and conducting polymers. Within this list of options the carbon
is the most used, due to its high abundance and low cost, and it is manufactured in different
forms as foams, fibers and nanotubes, always with the intention to increase the contact surface
of the electrodes. The better way to organize the carbon atoms is that which, considering the
size of the electrode porous and the size of the electrolyte ions, makes easier the mobility of
electrons and ions within the electrode and electrolyte, respectively, which means that there’s
a compromise between the contact surface and the carriers size. In this sense the nanotubes
achieve the better results since they represent the most organized and controlled structure
but their massive production is still not available and the commercial supercapacitors are
made of carbon fibers or foam. The production process of nanofibers, which is described on
[33], consists on growing carbon filaments under a metallic foam which has already a good
contact surface area. To explain the process very quickly it consists on cooking at 470◦C a
piece of metallic foam, for instance Ni with 95% of porosity coated with a very thin alumina
layer, with hydrogen (H2), ethanol (C2H4) and argon (Ar), and with pictures shown in [33]
its possible to realize the huge increase on the surface area that allows to build capacitors with
much high capacitance and power densities. Actually with this kind of electrode it is possible
to achieve capacitances per area of 1.2F/cm3 and power densities around 15kW/Kg, [33].
Besides the carbon usage on the production of EDLC, the metal-oxides are a very attractive
alternative with high specific capacitance and low-resistance, for instance experiments with
ruthenium-oxides revealed power densities around 6kW/kg and energy densities in order of
8.5Wh/kg, [32]. Another material used to produce electrodes is the conducting polymers
where the charge storage results from reactions of oxidation and reduction that take place
throughout the bulk volume of the electrode and not only on the surface, thus offering the
opportunity to achieve high level of specific capacitances. Some experiments with this kind
of material accomplished capacitors with an energy density of 39Wh/kg and a power density
of 35kW/kg,[32].
3.1.2 Electrolyte
On the choice of the right EDLC to use in some circuit, one should pay attention to which
kind of electrolyte it is made of once it defines the breakdown voltage of the circuit, thus
limiting the circuits maximum voltage, and it exhibits an internal resistance that limits the
power density. The more commonly used electrolytes are listed below:
Organic materials The maximum voltages of capacitors with this kind of electrolyte are
typically next to 2 − 2.5V . However, their resistance to ions mobility is high thus
compromising the power densities.
Aqueous materials These class of electrolytes exhibits higher conductivity thus allowing
higher power densities. The disadvantage is the lower maximum work voltages that are
settled close to 1V .
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3.1.3 Separator
The last constituent of an EDLC is the separator placed on the electrolyte which avoids
the electrical contact between the two electrodes. This means that the material chosen for
this element needs to be permeable to ions but impermeable to electrical charges. Its choice
depends on the electrolyte material: if it is organic the separator uses to be paper or some
polymer; if it is aqueous typically a layer of ceramic or glass fiber is used.
3.2 Model of a supercapacitor
The supercapacitor appear as an alternative for energy storage which can be used alone
or as a battery complement. As shown on table 3.1 it has many differences with the battery
and one of them is the typical discharge curve that describes the electrical behaviour of this
device. Actually, the plot is a rough approach on supercapacitors discharge curves and these
devices can not keep being described as a typical capacitor. So more complex circuits are
being studied to find the better approach to their real functioning in order to use it on simu-
lation tools.
3.2.1 Classical equivalent circuit
The simplest model is that of fig.3.2, where the capacitance defines the stored energy,
the series resistance Equivalent Series Resistance (ESR) embraces the electrode resistance to
charges mobility, the electrolyte resistance to ions mobility and the contacts resistance and
finally the Equivalent Parallel Resistance (EPR) describes the leakage currents of the super-
capacitor when it is on a stand-by mode, [34] and [35]. The ESR uses to take very low values,
in the order of mΩ, but it has a strong influence on the efficiency and power density of the
device once it constrains the current flow from and to the capacitor. By contrast the EPR
exhibits very high values, hundreds of kΩ, thus describing the typical low leakage currents of
these devices.
Figure 3.2: Equivalent model of supercapacitor.
To find out the values of the parameters that describe this model of EDLC it is possible
to carry out some simple experiments. As suggested in [32], to compute the C value it is
necessary to measure the energy changes along the process of charge or discharge when a
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constant power is being delivered to or from the capacitor. Under these circumstances C is
determined evaluating the circuit state at two different times and then using the expression
3.1, where the integral represents the energy change of the circuit.
C =
2
∫ t2
t1 vidt
(V 21 − V 22 )
(3.1)
With the intention of finding the ESR, the EPR is considered to be null, and vice-versa, and
because the time constant associated with each of the resistors is totally different this doesn’t
imply any loss of precision. Thus ignoring EPR, the ESR has two ways to be computed:
the first one consists of charging the capacitor to its nominal voltage and then discharging
it through a known resistance, evaluating the voltage across it. The difference between the
nominal voltage and that measured at the first instance of discharge corresponds to the
voltage drop across the ESR. The second method needs the supercapacitor to be completely
discharged and then a constant AC current is applied to it. Measuring the voltage drop across
the supercapacitor it is possible to compute the ESR value once for the chosen frequency the
capacitor should be a short-circuit. Lastly the EPR value is found by charging the EDLC
to a specific voltage and then leaving it under open-circuit for a long period. The voltage
drop across the capacitor terminals along this period can then be described by the discharge
equation of a capacitor and the EPR is taken from 3.2.
Vf = Vie
− (tf−ti)
EPRC (3.2)
3.2.2 Multi-branch model
Besides the simplicity and relative easy way to compute the parameters of the classical
circuit of fig. 3.2 it is not sufficiently precise to describe the most of the real supercapacitors
terminal behaviour, and so different models are proposed. A more accurate model should
describe the three main aspects of the physical charges distribution on a supercapacitor which
are the following: the former considers the electrochemical interface between the electrode and
the electrolyte that should be described as several Resistor-Capacitor (RC) circuits, where
R describes the resistivity of the electrode and electrolyte and C the capacitance between
both materials; the second refers to the dependence on the charge distribution along the
supercapacitor with the voltage across its terminals, what results in a non liner curve of
charge and discharge of the device; finally, the last aspect is the self-discharge present on
the charge-distribution of a supercapacitor. Based on these physical aspects a most accurate
model to represent a supercapacitor is that of fig. 3.3a which has to be simplified to make it
a practical model.
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(a) Multi-branch model of a supercapacitor. (b) Two-branch model with EPR or VLR.
Figure 3.3: Multi-branch models.
The choice on the number of branches to use depends on the analysis time of a transient
response and the feasibility to compute the R and C values, so the most common are the two
and three branches models, [36], [35] and [37]. In [37] a two branches model, that is proven to
have very good accuracy, is evaluated and an easy way to compute its parameters is proposed.
As shown in fig. 3.3b the first of the branches, the immediate branch, comprises a resistor, R0,
and a voltage dependent capacitance, C0 and kV V , and it describes the immediate behaviour
of the supercapacitor in response to a charge or discharge action, capturing the capacitance
change that results from the voltage change. The delayed branch, second one, made of R2
and C2 represents the medium and long term charge distribution, and finally the EPR models
the effects of self-discharge. The innovation of the model proposed on [37] is the replacement
of a constant EPR by a varying resistance, which gives by the name of VLR, and describes
the time dependency of self-discharge. In order to compute all these parameters, firstly, it
is necessary to completely discharge the supercapacitor and then feed it with a constant
and large current, measuring its terminal voltage. Thus the measured voltage on the very
beginning instant represents that on the series resistance, R0, because the supercapacitor
works at that instant as a short circuit. Then, considering that the first branch has a time
constant very different from that of second branch and so it describes the capacitor behaviour
for the charging period, it is possible to compute C0 and k measuring the voltage for two
different instants and then applying the expressions 3.3.
C0 = [
t1
V1
− V1t2−t1V2
V 22 −V1V2
]IC
kV = 2[
V1t2−t1V2
V1V 22 −V 21 V2
]IC
(3.3)
Once the capacitor reaches its nominal voltage the constant current feeding it is removed and
the second branch starts playing its role. With the intention to determine C2 and R2 it is
necessary to assume a time constant for this branch and measure the terminal voltage after a
period of around three times that value counting from the instant when the current source was
removed, thus giving the supercapacitor enough time to rearrange its charge. Additionally if
it is reckoned that all the charge delivered by the source was stored in the supercapacitor it is
possible to compute C2 and R2 from 3.4, where IC and TC are the charging constant current
and time, respectively, and V2f is the voltage measured after passing three time constants of
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the second branch, τ2. 
ICTC = C2V2f + (C0 +
kV
2 V2f )V2f
R2 =
τ2
C2
(3.4)
Finally, if it is intended to determine an EPR it is only necessary to leave the capacitor
open circuited for a long period and then apply the discharge expression that describes its
behaviour, 3.5, and compute the resistor value. With a VLR the only difference is that instead
of using just one exponential function 3.5 to describe the self-discharge curve it is split into
many expressions with different constant times each one playing its role at different times.
As result many voltage measurements are done thus leading to many exponential expressions,
whose increased number improves the model accuracy.
v(t) = V0e
− t
τle ⇒ EPR = τle
C1
(3.5)
3.2.3 Porous electrodes as transmission lines
A much more complex strategy is that proposed in [38] where each of the electrode pore
is represented as a RC circuit with a variable capacitance or as a transmission line with vari-
able length, just like shown in fig. 3.4. However these kinds of models are not used for the
most simulations because they are very difficult to implement, mainly due to the pores messy
arrangement and the very high number of line sections it would comprise.
Figure 3.4: Transmission line network that models a supercapacitor.
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3.3 Applications
There are already a lot of applications taking advantage of the high power density and
large number of charge-discharge cycles of supercapacitors, and as they are facing recent
developments to increase their energetic capacity they are becoming even more suitable for
some situations where batteries are usually used. Some examples are listed below in order to
give an overview on the current applications of these devices.
Computer memory backup system When there’s a break on the power supply for a short
period of time the supercapacitors can quickly restore the energy to the memory device
avoiding losses of information.
Power distribution systems Applied on the lines of power distribution systems the super-
capacitors help stabilizing the signals, improving their quality and making the systems
more safety.
Electrical vehicles Currently the supercapacitors seem to represent a good solution for ve-
hicular energy storage systems capable of overcoming some of the battery drawbacks
such as low power density, reduced number of charge-discharge cycles, big dependence
on the temperature conditions and long charging time. Because there’s still the prob-
lem with their inability to store high amounts of energy and because of their cost the
supercapacitors are now being used together with batteries.
In conjunction with batteries to increase their useful lifetime It is possible to
increase the battery lifetime adding a supercapacitor and a control system to manage
the power flow between the load, the source, the supercapacitor and the battery. In
this way, the supercapacitor’s role is to handle big fluctuations on the load or source,
thus keeping the battery under ideal conditions for charge and discharge. Besides this
battery lifetime extend, hybrid storage makes possible a reduction in the batteries size
of some systems where average power needs are far from the peak power necessary at
sporadic instants.
Portable devices For some portable devices with small power consumption the superca-
pacitors are sufficient and sometimes are more suitable than batteries due to their fast
charge periods.
Telecommunication systems As telecommunication systems require a very stable power
supply with low noise levels the supercapacitors are important in helping the sources
used to accomplish this task.
Renewable energy systems Most of the systems made to collect some kind of renewable
energy, such as solar, wind, waves, or others, represent very unstable energy sources
whose direct connection to batteries may compromise their lifetime and demand a high
number of charge cycles. Because supercapacitors are able to handle high power den-
sities and are robust devices they are a good option to work together with batteries or
alone if their charge capacity is sufficient.
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3.4 Conclusion
Along this chapter the supercapacitors where the subject studied because their character-
istics make them desirable to be used as energy storage devices on RF harvesting systems,
such as the ones that are subject of study on this project. Due to the unpredictable nature of
the RF signals collected and the incapacity of the rectifier and multiplier circuits, studied on
the previous chapter, to generate a stable DC output for different inputs it is necessary to find
a storage device able to deal with this power collected without being negatively impacted.
The solution passes from supercapacitors usage once they can handle high power densities
without damage, their number of life cycles is much higher than that of batteries and it is
not affected by an unstable power source.
Beyond the study of the supercapacitor structure this chapter also provides information about
the electrical modelling of these devices. It is very important to find an accurate model for
the supercapacitor behaviour in order to predict if for a determined purpose it can be used
alone, or if it needs to be used as a complement of a battery.
The next chapter will present the results of some experiments with rectifier and multiplier
circuits and some capacitors with very high capacitances will be tested.
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Chapter 4
Experimental Proceedings and
Results
In this chapter it is intended to give the reader informations about the project, build-
ing and testing of the three rectifier and multiplier circuits that were chosen to pass from
simulations to the real world. In the first place the reasons for choosing the envelope detec-
tor with full-wave rectification, the doubler with half-wave rectification and the Greinacher’s
multiplier with 3-stages and full-wave rectification are going to be explored and the building
considerations about those circuits, such as source matching and replacement of simple links
by transmission lines, are also going to be discussed here. Once the issues about the circuits
assemblage are clarified, the set-up created to do the measurements on the circuits is going
to be presented always considering that two main properties are intended to be quantified:
output voltage achieved with a resistive load and charging time for a large capacitor placed
at the output. Finally the results achieved with these tests are going to be exhibited and
compared with the ones predicted by simulations performed with the ADS simulation tool.
4.1 Tested circuits
The previous chapter brought out different topologies to achieve the rectification and
multiplication of RF signals, always keeping up the circuits exhibition with results from sim-
ulations that were intended to be highly accurate. In order to test this accuracy it was decided
to chose some of the circuits studied, build them and then compare the results achieved with
those predicted. Considering that the simplest circuit studied - the envelope detector - can’t
accomplish the rectification with higher efficiency than the 50%, which is only possible under
ideal conditions, the first circuit chosen was the envelope detector with full-wave rectification
since it could offer better results than that with half-wave. On the other hand, the doubler
represents the basic cell comprised on the Greinacher’s rectifier and multiplier circuits what
means that it is very important to prove if its real functioning is close to that predicted by
simulation. Finally, a Greinacher’s rectifier and multiplier with 3-stages and full-wave rectifi-
cation was chosen to be assembled, formerly because it is of great interest to prove the ability
of Greinacher’s circuit to perform voltage multiplication and also because it’s necessary to
verify if the full-wave rectification gives some advantage to the circuit. Thus the first circuit
chosen to be built was the envelope detector with full-wave rectification, the second one was
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the doubler and the latter one was the Greinacher’s circuit with 3-stages and full-wave recti-
fication.
Once the circuits to test were chosen it was necessary to proceed with their building, whose
next step is the design of their PCB layout. With the purposes of testing the accuracy of the
simulations performed, it was decided to directly connect the circuit to the RF signals gener-
ator instead of using one pair of antennas between the source and the circuit, meaning that
the match is between the circuit and the cable with a characteristic impedance of Z0 = 50Ω
rather than with the antenna. In any case it is necessary to do the matching between the
source and the circuit in order to improve the circuit’s overall efficiency. Due to the high
work frequency, 2.4GHz, under which the tests should be made, it is necessary to evaluate
the connections between the elements of the circuits as transmission lines thus leading to a
matching process that comprises the following steps:
1. Formerly a substrate is chosen for the board building and then the line width that allows
a characteristic impedance of 50Ω is computed.
2. In the following step, the first approach of the final circuit layout is done using a tool
for PCB design - on this work the EAGLE software by Cadsoft was used. For the
layout design the width of the lines is kept equal to that computed for the 50Ω of
characteristic impedance lines, which was done when the substrate was chosen. The
connection between the source - the 50Ω cable coming from the generator - and the
circuit is not represented on this step.
3. The next thing to do is to replace on the ADS simulation circuits the direct connections
between elements by paths of transmission lines with the corresponding sizes that can
be measured on the EAGLE schematics.
4. Once the simulation circuits were upgraded to versions that already comprise the paths
of transmission lines between the elements, two pieces of transmission line are added
between the source and the circuit to accomplish the matching process: preceding the
circuit, a piece of transmission line is added and it is followed by an open circuited stub,
thus making it possible to settle the input impedance at the desired 50Ω. To compute
the length of those two pieces of transmission line added, an optimization is done on
ADS.
5. The final step in the PCB layout design requires coming back to EAGLE schematics
where the stub and line with the sizes computed on the ADS optimization process are
added between the source and the circuit. Just for building purposes it was also added
between the adapted circuit and the SubMiniature version A (SMA) connector, which is
responsible for linking the generator and the source, a piece of line that doesn’t change
the circuit matching once its input impedance is already settled at 50Ω at this point,
the same characteristic impedance of the line.
The substrate used to build the PCB layouts for the three tested circuits was the FR4 with
a thickness of 1.6mm. This substrate was chosen merely for a question of availability and
the fact that this is not a very good choice for RF circuits design will be proven to have
a significant effect on the circuit’s performance, as will be mentioned later in this report
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when the results are discussed. The parameters that describe the FR4 substrate are strongly
dependent on its manufacturer but typically its two main properties take values close to the
ones listed on table 4.1, [39]. As mentioned above, after adding the transmission lines to the
simulation circuits of ADS the next step on the process of designing the PCB layout passes
through the dimensioning of the matching network that comprises one open stub and a piece
of transmission line. In order to accomplish this task an optimization, that requires the
definition of bounds of the input signal, is done on the simulation tool, and so the matching
networks were designed to minimize the input reflections within a range of frequencies between
2.2GHz and 2.6GHz and an input power between −20dBm and 10dBm.
Parameter Value
Relative Dielectric Constant at 1GHz - εr 4.1 ∼ 4.2
Dielectric Loss Tangent at 1GHz - tanδ 0.0180 ∼ 0.0200
Table 4.1: FR4 main properties.
After performing all the steps of the matching process for the three circuits that are in-
tended to built, the resultant layouts are those depicted on fig. 4.1a, 4.1b and 4.1c.
On the three PCB layouts depicted on 4.1 it is seen that at the output there is place for
two loads thus keeping open the possibility to use the captured RF energy to feed a load,
for instance a Light-Emitting Diode (LED), at the same time as an energy storage device is
being charged. However, on this chapter only one load is going to be tested at each time
and one of the outputs will stay unused. An open circuit could represent a drawback for the
circuit performance if RF signals could reach the point where it is placed, but since only DC
signals are available at the circuit output, this open circuit proves to be harmless. Another
important issue about the PCB layout refers to the way as the input signal is divided between
the components of the circuit. In fact, on the ADS simulations the input signal is delivered
to the circuit and no considerations are made about its division between the branches. This
is not a problem for the doubler or the envelope detector with half-wave rectification and
it also doesn’t seem to be a drawback in case of full-wave rectifications if the diode is the
only non-ideal element considered on the simulations, since the input impedance shown by
the driving branch is very different from that exhibited by the branch that is reverse biased,
i.e., when the input is positive one branch exhibits much lower input impedance than the
other and vice-versa, and then the current is driven preferentially by one branch at a time.
However it is necessary to understand what happens when the direct biased branch is made
by more than one sub-branches, just like occurs with the Greinacher’s rectifiers either they
perform full-wave or half-wave rectification. In order to clarify this situation one should forget
the branch that is reverse biased, once it exhibits very high input impedance, and turn the
attentions within the branch that is conducting. In this field the difference between the origi-
nal Greinacher’s rectifier and the modified version proposed on the previous chapter becomes
more evident because the second case can divide the input power between the sub-branches
more fairly than the former as the diodes are biased with the same amount of input power,
i.e., the current that each diode sunk is equal. Even so the original version also provides
good distribution of the input power and so, if no transmission lines are considered the power
driven to the output is fairly distributed between the diodes that are direct biased, on both
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(a) Envelope detector with full-wave rectification. (b) Doubler with half-wave rectification.
(c) Greinacher’s multiplier with 3-stages and full-wave
rectification.
Figure 4.1: PCB layouts for the build circuits.
cases. However, once the transmission lines present on the EAGLE schematics are added to
the simulation circuits of ADS, the samples of the input signal that are delivered to each of
the sub-branches comprising the direct biased branch is different what could compromise the
circuits performance. Actually the samples are delayed one by another as the signal movement
along a transmission line imposes a phase shift which can only be solved by adding a power
divider at the input. As proposed in [40] a Wilkinson power divider could be a good solu-
tion for this issue once it allows the power division between an unlimited number of outputs
through a lossless process, though this is a complex task that doesn’t seem to be profitable,
considering the small phase delay added by the paths of transmission line connecting each
of the sub-branches and the power losses that adding more components to the circuit could
bring out. So the connections between each of the sub-branches were kept as small as possible
in order to avoid considerable changes on the phase of each sample of the input signal but
none special type of power division was made.
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4.2 Set-up of measurements
Once the circuits project ended the boards were printed, the parts were assembled and the
circuits become ready to start with their performance evaluation. Keeping in mind that the
purpose of this work was to collect the energy of RF signals available on some environments,
the tests carried out on the built circuits were mainly two, each one considering a different
load for the circuits. For the first test a resistor is connected to the output of the circuits,
then they are tried for several input power levels and the voltage output achieved in each
case is measured. On the second test the load resistor was replaced by a capacitor with large
capacitance and for several input power levels the charging time was measured. In order to
accomplish these kinds of tests it was necessary to connect and configure some devices that
allow easy and precise measurements.
4.2.1 RL Load
As said above the circuits were directly connected to the source, so to evaluate the output
voltage for different input power levels only two devices were required: a RF signal generator
and a voltmeter. The laboratory of measurements provides these equipments and the possi-
bility to connect them to a computer that can handle their configuration. To configure the
system as desired the drivers for each equipment were developed on MATLAB thus making
all the processes of measurement automatic and very precise. The voltmeter doesn’t need any
special configuration and it has just to be initialized on the routine developed to perform these
experiments. On the other hand it is necessary to configure the signal generator and define
on it a profile for changing the power that is being produced. In fact, the signal frequency is
kept along the tests but the power is intended to change linearly along time, starting from the
lower power level available on the signal generator and ending on its maximum value. To give
the circuit enough time to stabilize it was defined that for each power level tested more than
one measurements should be done. To implement this profile on the signal generator a timer
was programmed on MATLAB and every time its service routine was called the voltage at
the output was measured but the power of the generator was only changed at some of these
accesses.
4.2.2 CL Load
At this point the resistive load is replaced by a capacitor with large capacitance and the
main goal of these experiments is to evaluate the capacitor’s charging time for different input
powers and different working frequencies. Thus, also in this case, a timer was programmed
to periodically measure the output voltage across the load capacitor, but at this point the
power input doesn’t change along the experiments. However, there is an important issue
with these experiments that has to be considered, which relies on the choice of a correct time
to finish with the measurements. In fact, the charge profile of a capacitor exhibits a steep
voltage increase at the beginning of the charging process and then its voltage experiences only
very slight increases. Once the circuit’s behaviour changes dramatically with changes on the
input power it is not possible to define a voltage at which the voltage measurements should
stop. So the strategy implemented compares the voltage values noted at distant instants of
measurement, computes the change verified between those two instants and depending if it
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is lower or not than the minimum variation value defined by the user it gives the order to
stop or keep going with the measurements. To deploy this strategy the service routine of the
timer was programmed to evaluate the change in the measured voltage between a number of
measurements which can be defined by the user. Unlike the output voltage evaluation done
when RL is the load, in this case it is very important to know the instant when the voltage
was measured, and so, to avoid values being taken between different periods, it is necessary to
define the timer period larger than the minimum time that is necessary for the voltmeter to
send one value to the computer, and the driver also includes a mechanism computing the total
time taken for all the experiment, which when compared with the number of measurements
done makes it possible to verify the sampling period.
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4.3 S11 parameter measurements
As said earlier the matching between the source and the circuit is an important issue
when RF signals are being used as it can avoid the signal reflections which are proven to
cause losses and diminish the circuit efficiency. Regarding this subject all the circuits tested
followed the process described above to accomplish an adaptation within a range of input
power levels and frequencies, so in order to prove the utility of those matching networks the
first measurements done intended to determine the S-parameters. For this purpose the three
circuits were connected to a Vector Network Analyser (VNA) correctly calibrated and the
results are the ones shown below. It is important to mention that the VNA feed the circuit
with a −10dBm RF signal whose frequency varies between 2.2GHz and 2.6GHz. This power
value was chosen to warrant that the circuit receives enough energy to bias all of its compo-
nents thus making it work as desired.
Figure 4.2: Smith chart with the S11 parameter measured for each of the three circuits tested.
The plot is an impedance chart with values normalized to Z0 = 50Ω.
Moving to the analysis of the measured S11-parameters, the first thought goes to the dis-
tance separating the values recorded on the chart and its center - the point were S11 should
be for a correct match. The dimensioning of the matching networks was made to minimize
the reflections for a range of input signals with different power levels but keeping the same
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work frequency. In contrast measurements were made considering the same input power for
the RF signals but different frequencies, which can be a reason for the mismatching for the
signals tested. Even so, at least for one of the frequencies tested, 2.4GHz, the S11 should
be closer to the chart center, as happens with the envelope detector but it is not verified
by the two other circuits. There’s a main reason for this deviation that relies on the wrong
characterization of the substrate under which the transmission lines were made. In fact, the
values used on the ADS simulations were not very precise because the substrate manufacturer
is unknown, and it was seen through simulation that a slight change in εr or in tanδ represent
a very significant movement on the Smith chart.
The dispersion of the values for the range of frequencies considered is also an important issue
to be explored. This behaviour had already been predicted by the simulations performed
on ADS and it proves that the input impedance of the circuits changes significantly with
the frequency of the input signal. For energy scavenging purposes this could represent a big
drawback because the goal is to capture all the signals available on the environment apart
from their power or frequency. In essence, these measurements suggest that to achieve a good
matching it is necessary to characterize the environment that will surround the circuit, and
once borders are defined for the frequency and power of the captured signals it is important
to find a good compromise for the matching network in order to minimize the power wastes.
Still looking at the values dispersion it’s visible that the envelope detector is the one which
is almost perfectly adapted for one input frequency but it is also the one that shows higher
dispersion.
Despite this withdrawal from the desired input impedance of the circuits the network match-
ing proves to be very useful and for each of the circuits there’s one frequency at which the
input impedance is close to 50Ω. These points of better adaptation between the source and
the circuit are pointed in bold on 4.2 and the tests made, whose results will be shown, con-
sidered changes in the frequencies of the input signal in order to prove the profitable effect of
the matching network.
4.4 Measurements with RL at the output
As soon as the subject of circuits matching was explored the experimental proceeding
continue with the evaluation of their performance while a resistive load is being fed. With the
set-up described above the three circuits were tested under different input power conditions
- different frequency and power levels - and their output voltage was measured across a load
resistance of 2kΩ, RL = 2kΩ. Formerly the collected data was arranged in such a way that
it’s possible to see the voltage evolution along the time, and as result three plots came out,
one for each of the tested circuits, 4.3, 4.4 and 4.5. Each of the vertical lines exhibited on the
plots matches with the instants when the input power increases which gives us an idea of how
quickly the circuits change and stabilize their inner work conditions. The set-up developed
to test the circuits was programmed to change the input power from −30dBm to 20dBm,
with steps of 5dBm, so the first vertical line corresponds to the instant when the input power
changes from −30dBm to −25dBm. Comparing the three plots it is seen that the envelope
detector and the doubler start delivering some DC power to the load at around −20dBm while
the Greinacher’s multiplier needs higher input powers to start working properly. The main
reason for this fact is that the Greinacher’s multiplier comprises more elements than the other
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two circuits what means that it needs more energy to be polarized and it also dissipates more
energy than the other as it has more non-ideal elements. Between the envelope detector and
the doubler the difference seems to be insignificant because the circuits, besides having a dif-
ferent structure, use basically the same number of components and require the same minimum
energy to start working properly. Turning our attention to the output voltage achieved with
each of the circuits it comes out that against what was expected the Greinacher’s multiplier
is not the one that lies to the highest output voltage. As explained upon the exposition of
the rectifier and multiplier circuits the diodes have a forward voltage that diminish the mul-
tiplication factor, and this negative effect becomes more significant as the number of diodes
between the input and the output increase. This is one of the justifications for the fact that
the Greinacher’s circuit doesn’t multiply the input voltage as desired, but it’s not possible to
say if it is the only one, as the input voltage is unknown. In fact, as said earlier the circuits
input impedance changes significantly with the input power and frequency so, as the peak
voltage of the RF signal was not measured, it is not possible to compute the exact value of
the multiplication factor achieved with each of the circuits tested. Still referring the output
voltages across the load resistor it is proven that the matching network can play an important
role on the improvement of the circuits performance since the three circuits doesn’t exhibit
the same results for all the frequencies tested: the envelope detector is matched for 2.4GHz,
the doubler is matched for 2.2GHz or 2.6GHz and the Greinacher’s multiplier is matched for
2.4GHz or 2.6GHz. If one compares these values with those on the Smith Chart of fig. 4.2
that point at the lower reflection coefficient it seems that they are not in agreement, however,
as already explained, the values noted on the Smith Chart are for a fixed input power and
several input frequencies while the lines of figs. 4.3, 4.4 and 4.5 underlie on one frequency
and several input power levels and the real S11 parameters for one frequency and several
input powers are unknown. One last thing about the matching network that is also proven
with these plots is that the input impedance of the circuit changes with changes on the input
power, as for the same circuit the highest output voltage occurs for one frequency at one
input power level and once the power changes so does the frequency that allows the highest
output voltage, an issue that is more evident on the doubler circuit.
Figure 4.3: Output voltage versus time for the envelope detector while it is feeding a RL =
2kΩ. The vertical lines fits with the instant when the input power changes.
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Figure 4.4: Output voltage versus time for the doubler while it is feeding a RL = 2kΩ. The
vertical lines fits with the instant when the input power changes.
Figure 4.5: Output voltage versus time for the 3-stages Greinacher’s circuit while it is feeding
a RL = 2kΩ. The vertical lines fits with the instant when the input power changes.
For the purpose of collecting the energy from the RF signals available on the surround-
ings of the circuit the subject of efficiency becomes very important, so the measurements were
manipulated to compute the POE of the three circuits under test. The results are exhibited
in figs. 4.6, 4.7 and 4.8 and along with this are also shown the simulation results performed
for each of the circuits. For the simulations done on the circuits that count with the linking
lines it was tried to reproduce all the signal paths comprised on the PCB design, what means
that the matching network was also simulated.
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Figure 4.6: POE versus time for the envelope detector while it is feeding a RL = 2kΩ.
To begin with the circuits efficiency evaluation lets look to the fig. 4.6 with respect to
the envelope detector circuit, where it is evident that within the range of frequencies tried
the circuit is better adapted to an input of 2.4GHz. This is in agreement with measured
S11 parameters shown in fig. 4.2, as, though the frequency of 2.2GHz is closer to 2.28GHz
which allows us to achieve the lower reflection coefficient, it is visible that the changes on S11
parameters with the increase on the frequency are much more significant for lower frequencies
than for higher, and so the S11 at 2.4GHz is closer to the chart center than the other tested
frequencies. When recalling the POE computed in the previous chapter for the ideal envelope
detector, approximately 75%, it is seen that in real situations the efficiencies stay far from this
value, and the maximum achieved with these experiments is settled close to 20%. Actually
there are mainly two reasons for this big distance between the ideal and the real situations
that are formerly the non-ideal properties of the diode, already discussed, and secondly the
questions about mismatching between the source and the circuit. These two issues can also be
pointed to justify the difference between the simulated and experimental results, but in this
field the second cause seems to have greater responsibility. The graphic 4.6 shows that the
curves of the experimental values are shifted to the right when compared with the simulation
results, which suggests that the power reaching the circuit is less than that considered on the
simulations, i.e., because of mismatching and additional power losses on the lines or diodes,
the circuit is receiving a lower part of the power available at the entrance. Also because of
this the simulations settle the breakdown of the circuit at lower input powers than those at
which it actually stops working properly.
Still looking upon the curves of simulated results added to the graph 4.6 there’s a big prox-
imity between the simulation with lines and the experimental result.
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Figure 4.7: POE versus time for the doubler while it is feeding a RL = 2kΩ.
In respect to the doubler circuit, fig. 4.7 contains the measured values of efficiency and
also the values predicted by simulation, and it’s possible to extend the analysis on the en-
velope detector results to these ones. Nevertheless this circuit seems to be more tolerant to
changes on the work frequency, as for a range of 400MHz it doesn’t change its performance
very significantly.
The comparison between the POE simulated and that measured reveals a significant variance.
The fact that the properties of the substrate used in the simulations were not very precise
and that the circuit reproduction in the simulation tool could also be inaccurate to the real-
ity compromises the accuracy of the predicted results. However, despite the lowering in the
values of the achieved efficiencies, the simulations predicted the same behaviour to the circuit
operation for different input powers, thus revealing the huge importance of simulation tools.
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Figure 4.8: POE versus time for the 3-stages Greinacher’s circuit while it is feeding a RL =
2kΩ.
The results of the last circuit tested are shown in fig. 4.8 and, contrarily to what was
verified between the envelope detector and doubler, these values changed significantly when
compared with the other two circuits. So the main difference between this circuit and the
others is the increase on the input power that accomplish the highest efficiency, as for the
Greinacher’s circuit it happens at 15dBm while the others do it at around 5dBm. This be-
haviour was already predicted by simulations under the n-stage Greinacher’s circuits and the
main reason for it comes out easily if one thinks about the greater complexity of this structure
which has, beyond the highest number of elements, more paths where the RF signals have to
pass, thus increasing the power dissipation.
To finish with this analysis on the circuits efficiency it is necessary to compare the results
achieved with each of the tested topologies. Common to the three circuits seems to be the
fact that the deviation between the predicted and the measured results comes mainly from
the mismatching between the source and the circuit, as the shape of the curves is kept and
only the values of efficiency change in the three cases.
Considering now the maximum efficiency achieved by each of the topologies tested the dou-
bler accomplish the best results, reaching values close to 35% for 5dBm and keeping its
efficiency over 10% within a range of 30dBm, [−10; 20]. The second circuit with better re-
sults is the envelope detector which, beside a lower maximum efficiency, of around 20%, also
keeps the results over 10% for the same range of input powers as the doubler does. Finally
the Greinacher’s multiplier, which allows highest multiplication factors, reaches its maximum
efficiency of approximately 17% for 15dBm, that is 10dBm above the doubler and the enve-
lope detector. In fact, the biggest problem with the Greinacher’s multiplier is not the lower
maximum efficiency, as it is not so below the results achieved with the other two, but the fact
that it just crosses the barrier of 5% of efficiency for input powers above 5dBm, thus making
it less appropriate for scavenging of RF signals that are typically characterized by very low
powers.
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4.5 Measurements with CL at the output
One of the possible applications for this kind of circuits is the charging of a storage device
capable of handling with very unstable DC power suppliers, for instance, a capacitor with
very large capacitance, or a supercapacitor, can be the solution or at least can be part of
the solution. Therefore it is worth doing an evaluation on the ability of these rectifier and
multiplier circuits to charge a capacitor and to keep it charged. Thus, appealing to the second
set-up assembled and programmed, two discharged capacitors with high capacitances - 47µF
and 2.2mF - replaced the output load, RL, previously used on the tested circuits, and the
output voltage was measured until it purports to have reached the maximum charge. For
every possible combination of circuits and load capacitors several experiments were done, for
different input frequencies and powers, aiming to attest if these circuits have some flexibility.
Figure 4.9: Output voltage measured across the load capacitor CL = 47µF while the doubler
circuit was being tested for different input frequencies and powers.
In fig. 4.9 there are results of all combinations of input frequency and power for the in-
coming RF signal tested on the doubler circuit. The first thing to notice is the reinforcement
given by these values to the fact that the doubler is better matched for 2.2GHz than for
the other frequencies tested, since at this frequency the voltage output achieved is greater,
considering the same input power. Now turning our attentions to the time taken to settle the
final output voltage - capacitor charging time, it seems that this parameter is uncommitted
with the properties of the input RF signal. Actually, a more precise evaluation suggests a
slight increase in the settling time as the power input decreases, but taking into account the
very small capacitances comprising the circuit the time it takes to start working properly is
much nearly the same for all input power levels, and the difference could only be felt if the
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measurements could be done at very highest frequency. Beside all those considerations, the
most relevant is that about the final voltages achieved for each of the tested input powers.
In fact, this circuit would prove to be very flexible if it could generate the same output DC
voltage independently from the properties of the input RF signals captured. As plots from
fig.4.9 suggest the settled output voltage experiences an increase of nearly 2.8V when the
input power raises from 10dBm to 20dBm and if this raise happens between −20dBm and
−10dBm the change on the output voltage is just around 0.2V . These values reveal the high
non-linear behaviour of the diodes because, as is known, the I-V curve that characterises
these devices is very different depending on the biasing conditions, and so the results are
totally compromised. To support this analysis it is worth showing the chart in fig. 4.10 which
was given by the manufacturer of the chosen diodes, SMS7030, and describes the minimum
voltage the diode drives when it is stimulated with a RF signal at 1.8GHz with its power
changing from −30dBm to 20dBm. The increase on the forward voltage of the diode with
the raising on the input power is very substantial, and it is also observable a decrease on the
curve slope as the input power increases. Thus the diode functioning is the main reason for
the poor stability of the rectifier and multiplier circuits and also for the fact that for higher
input power levels the changes on the voltage achieved are more significant than for lower
power levels.
Figure 4.10: Typical detector characteristics of the diode SMS7630 at 1.8GHz. Source: [26].
Following the individual analysis of the doubler, that can be extended to the other two
tested circuits, the performance of each of the circuits built is compared on figs. 4.11 and
4.12. These graphs exhibit several charging curves of the 47µF and 2.2mF capacitors, each
one corresponding to measurements done under different combinations of circuit, power and
frequency. The choice of the tested frequencies shown in 4.11 relied on those at which the
circuit is better adapted, however the same strategy wasn’t applied on 4.12 and only the
frequency of 2.4GHz was tried. Between these two graphs it is proven that the output DC
voltage achieved is independent from the load capacitances and only the voltage settling time
changes if their value is modified, i.e., the increase on the load capacitance leads to an increase
on the time necessary to charge the capacitor at its maximum voltage. In fact, this remark is
in agreement with the previous exposure of the diodes behaviour once the output voltage de-
pends mostly on the forward voltage of the diodes and not on the circuits load. With respect
to the voltage settling time, the Greinacher’s rectifier and multiplier takes the highest time to
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stabilize the DC output while the doubler and the envelope detector need approximately the
same time to charge the load capacitor. This seems to be obvious considering the fact that
the former circuit charges the load capacitor at higher voltage values through a more complex
circuit that, as shown with previous results, brings down more dissipative effects that reduces
the efficiency and carries with it the need to expose the circuit longer at the same input power
to deliver the same charge to the load. Once for higher output capacitances the stored power
is higher it is evident a bigger difference between the settling time of the Greinacher’s circuit
and the other two for capacitors capable to handle more power.
One last recording about these graphs is the substantial change on the range of output voltages
accomplished with the three tested circuits when different input powers are tried. Actually,
for −10dBm the output voltages generated by each of the circuits are very close, and against
what was expected the Greinacher’s multiplier is the one leading to the lower voltage, fol-
lowed by the doubler and then the envelope detector. This proximity is still verified for 0dBm
and the Greinacher’s circuit seems to come close to its point of plenty functioning, keeping,
however, output voltages close or even lower than that achieved with the others. Only for
10dBm the Greinacher’s circuit marks the difference between the other two circuits allowing
the output to charge at a higher value, that is still very small considering its ideal multipli-
cation factor of (4× n)× = 12× and that from the envelope detector and the doubler, 2×.
Figure 4.11: Charging curve of the capacitor CL = 47µF under different testing conditions.
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Figure 4.12: Charging curve of the capacitor CL = 2.2mF under different testing conditions.
4.6 Rebuilding and retesting the doubler circuit
As was already mentioned the previous circuits built and tested used FR4 substrate which
is not the proper choice to deal with RF signals, and besides this the right properties of that
material weren’t even known. Consequently the model created for the transmission lines is far
from the reality and either the project of the matching networks or the accuracy of the results
achieved by simulations were compromised. Despite the lack of precision of those simulations
with FR4 the experiments done with the three circuits were very important as they have
proven great utility to assess the real behaviour of the rectifier circuits studied. However it
might be useful to repeat the circuits built for a different substrate, whose properties make it
more suitable for RF purposes, and to compare the simulated results with experimental ones,
thus finding a way to prove the simulations accuracy. So this section exposes the building
considerations and test results of a new circuit at this turn made on a correct substrate.
Considering the simple structure of the doubler, its capacity to rectify and multiply RF signals
and the fact that it composes the basic cell of the Greinacher’s circuits, it was the topology
chosen to be rebuild. With respect to the substrate choice it was necessary to remember the
transmission lines theory, [21], in order to find which properties it should have to settle the
resonant frequency at the desired value using lines with feasible dimensions and to diminish
the RF signals dissipation along the lines, i.e., to diminish the fringing. Thus the choice relied
in ROGERS 4003 substrate from Rogers Corporation manufacturer, [41], and the resultant
PCB layout is that at fig. 4.13.
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Figure 4.13: PCB layout of the doubler circuit built on the ROGERS 4004 substrate.
Also for this case the experiments over the circuit start with measurements of the S11
parameter whose values are exhibited at fig. 4.14. This Smith Chart contains S11 parameters
achieved by experiments and by simulations, and while the first ones were measured for a con-
stant input power of 0dBm and a range of input frequencies that starts at 2.2GHz and ends
at 2.6GHz, the second ones were computed for two different strategies: one sets a constant
input power of 0dBm and changes the input frequencies between 2.2GHz and 2.6GHz and
the other sets a constant input frequency of 2.2GHz and changes the input power between
−30dBm and 20dBm. In fact, the matching network was projected considering an input
frequency of 2.2GHz and several values of input powers, i.e., it considered the dashed red
line in fig. 4.14, but those S11 parameters can not be confirmed by experiments as the VNA
used doesn’t allow to save measurements computed for several powers.
About the S11 parameters in fig. 4.14 it is visible a good proximity between the simulated
and the measured values and comparing the three marks existent at each trace, which point
out the minimum, medium and maximum values of the parameters swept, it is possible to
realize there’s a small rotation on the chart between the predicted values and the real ones.
Hereupon one can already predict a lowering between the POE values computed by simu-
lation and those achieved by experiments, because it is visible that the S11 parameter at
2.2GHz stayed further from the chart center and, consequently, it makes the S11 parameters,
computed for 2.2GHz and several input powers, to move away from the dashed red line on
the opposite direction of the chart center.
The step that followed aimed to measure the output voltages achieved with input signals
whose frequency and power changed. Thus the fig. 4.15 contains three traces corresponding
to different input frequencies and for each one the circuit was tested for an input power that
increases along the time in steps of 5dBm. The vertical dashed lines indicate the instants at
which the input power increases and it starts from −30dBm and ends at 20dBm. As expected
the better results occur for an input frequency of 2.2GHz and, despite the circuit’s inability
to stabilize the output for several input powers, it is visible that the output DC voltage from
above −15dBm reaches significant values.
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Figure 4.14: Smith chart with the S11 parameters measured for Pin = 0dBm and Frq.∈
[2.2; 2.6]GHz and simulated for the same conditions and for Frq. = 2.2GHz and Pin ∈
[−30; 20]dBm. The plot is an impedance chart with values normalized to Z0 = 50Ω.
Figure 4.15: Output voltage versus time for the doubler while it is feeding a RL = 2kΩ. The
vertical lines fits with the instant when the input power changes.
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The efficiencies of this circuit were also measured and the results are exhibited in fig. 4.16
which also contains the values of POE predicted. With the analysis on the S11 parameters it
was already predicted a deviation between the measured and the expected POE whose proof
is now given by 4.16, but it also shows a movement of the measured values along the Pin axis
that reveals sources of power losses that are not considered on the circuit simulations and/or
a diode model that is not so close to its real behaviour. Nevertheless the simulations prove
once again to have a great utility and its accuracy could be improved if the diode model was
adapted for this work conditions, of very low power and high frequencies, and if the parame-
ters comprised on the simulation were calibrated, comparing the simulated and experimental
results achieved with different circuits.
Figure 4.16: POE versus time for the doubler while it is feeding a RL = 2kΩ.
Finally the resistive load was replaced by a supercapacitor from CAP-XX company,[42],
which has 0.25F , a nominal voltage of 4.5V and a very small series resistance, ESR = 40mΩ.
The circuit was then assessed for two input frequencies, 2.2GHz and 2.4GHz, each one tested
for three input powers, −10dBm, 0dBm and 10dBm, and the results are shown in fig. 4.17.
Comparing the output voltages achieved with different working frequencies one can realise
that for 2.2GHz the supercapacitor is able to charge at higher voltages and also reaches those
values faster than happens with a working frequency of 2.4GHz. Recalling adaptation issues
turns obvious the observation about the charging time because a good matching between the
input and the circuit increases the amount of power passing through the circuit and arriving
to the load, thus explaining the better results achieved with 2.2GHz.
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Figure 4.17: Output voltage measured across the load capacitor CL = 250mF while the
doubler circuit was being tested for different input frequencies and powers.
Now focusing only in one of the graphs, for instance that of 2.2GHz, it apparently exhibits
the same settling time for different input powers but the output voltage is very different for
the three input powers considered. This behaviour which reveals an output voltage depen-
dent on the input power was also predicted by the simulations, as can be seen in fig. 4.18,
and it results mainly from the input impedance of the circuit and the forward voltage drop
of the diodes. Accordingly to the diode’s I-V curve, until the threshold voltage is reached
there is a strong forward voltage dependence with the current available, which results in input
impedances, and consequently input peak voltages, that varies greatly with the input power.
Considering the circuit’s ability to multiply the input peak voltage by a constant n factor,
it is predictable that, until it receives enough energy to put the diodes working above their
threshold voltage, the output voltage rises with the increase of the input power. Over a cer-
tain value of Pin the diodes are biased on their forward region, the circuit input impedance
stabilizes, the forward voltage drop is kept and so the output voltage doesn’t change with the
increase in Pin, just like shown with the trace of fig. 4.18.
Still regarding the subject of the output voltages, there’s a difference between the expected
and the measured values of Vout for the lowest values of Pin tested. In fact, a Pin = 0dBm
predicts an output voltage of 2V and the reality shows Vout ' 0.6V but for Pin = 10dBm
the output voltage expected is around 2V and the tendency of the voltage measured is to
settle around 2.2V . This is in agreement with the measurements made for a resistive load of
2kΩ that exhibited for the trace of POE a movement along the Pin axis when the predicted
and the measured values were compared. Besides the necessity to correct this shift along Pin
axis the simulation results had proven to be in agreement with the measured results thus
giving great meaning and relevance to all the simulations done while the different topologies
of rectifier and multiplier circuits were presented.
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Figure 4.18: Maximum output voltages computed by simulation for several input powers and
CL = 250mF .
4.7 Conclusion
This chapter had the commitment of evaluating the performance of three different topolo-
gies propound to rectify and multiply a RF signal, in order to prove the accuracy of the
simulations done on ADS and to provide the reader meaningful information that could help
the choice of the circuit that better fits with the defined purposes. In view of a good represen-
tation of all the circuits studied on the previous chapter the choices laid on one half-wave and
two full-wave rectifiers, of which the first is a Greinacher’s multiplier basic cell, that comprises
one clamping circuit and one envelope detector, and the lasts are a simple envelope detector
and a cascade of several Greinacher’s basic cells.
Considering the Smith Chart of fig.4.2 and the efficiencies computed for each of the tested
circuits, figs. 4.6, 4.7 and 4.8, it is proven that the simulations with great accuracy carries
from a perfect reproduction on the simulation environment of the circuit built, which entails
a perfect representation of transmission lines comprised in the circuit and a correct charac-
terizing of the substrate under which they are made. In support of this conclusion are mainly
the experiments with the envelope detector that formerly reveal a S11 parameter at 2.4GHz
very close to that computed by simulation and secondly show that the curves of efficiency
measured and simulated for the circuit with lines also look very near to each other for the
frequency tested. Thus, as the lines can completely change the input impedance of the cir-
cuit, compromising the efficiency values, but the shape of efficiency curves is kept between
measurements and simulations even if their input impedance is very different, it means that
the circuits behaviour is defined by the diodes and capacitors comprising the circuits and the
matching issues only affect the values of efficiency achieved, and so a good characterization
of the circuits can lead to very precise prediction of results. Although this observation is
more evident in the experiments made on the envelope detector, at 2.4GHz the Greinachers’s
multiplier and the doubler feature better adaptation on the simulated results than on the
real experiments, which explains the highest values of efficiency predicted by simulations,
but again, the shape of predicted and measured curves of efficiency is kept. Yet we should
not ignore the deviation along the input power axis between the measured and the predicted
curves of efficiency that reveal power losses within the circuit higher than that predicted by
simulation and which is more significant for the simplest circuits.
In short, the accuracy of the performed simulations is good enough to understand and predict
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the functioning of the studied circuits even if the lines were not considered. However if it is
intended to know more than the input power that allows the circuit to achieve its highest
efficiency, i.e., if it is aimed to predict the maximum efficiency of the circuit, so it is necessary
to add to the simulated circuit all the transmission lines in order to compute a reliable value
for its input impedance.
With respect to the output voltages achieved when a resistor is being fed, against what could
be expect if ideal elements were considered, the doubler reaches the highest values for each of
the input powers tested and for the higher values of input power the Greinacher’s multiplier
has better performance than the envelope detector besides it starts latter delivering some DC
power to the output, i.e., it needs to receive more power than the others to start operating
properly. From these experiments one can realize the simplest circuits are most suitable for
purposes of collecting energy from RF signals available on the surroundings as they typically
have very low powers.
In addition, when the output resistor was replaced by a capacitor with considerable capac-
itance it became obvious that the tendency of the output voltage changed significantly for
highest input powers as it took different values for each of the circuits, and the Greinacher’s
multiplier became in this case the one with better result. However, this circuit keeps being
the one with highest power dissipations inside it, what is reflected in a longer charging period
of the capacitor. When receiving lower input power the envelope detector is the one which
reaches the better results, followed by the doubler and latter by the Greinacher’s circuit. It is
also important to notice that the only difference between the two values of capacitance tested
is the increase on the charging time of the capacitor as it has the highest value of capacitance.
Following from all these comments, it is seen that the direct connection of one of these cir-
cuits to a storage device as to be carefully evaluated to avoid high power wastes even if that
device can handle with sudden power changes. In fact, if a supercapacitor is used it seems
reasonable to choose a topology with a large multiplication factor, formerly because in this
way it is possible to charge the storage device at higher voltages, and secondly because if the
supercapacitor is not fully charged and two circuits with different multiplication factors are
evaluated for a very weak signal at their entrance, it is expected, that the one with a larger
factor keeps draining current to the output for longer than the other since it can overcome
the terminal voltage of the supercapacitor for a larger period, until it settles the same voltage
that is being generated by the circuit. Another solution seems to be the recourse to a DC-DC
converter which can settle a fixed output voltage independent from the input voltage. How-
ever, this regulator has a big drawback of being an active device that needs an energy supply,
and so its usage requires an analysis on the improvements brought to the circuit performance
and the price to pay for it, thus allowing to evaluate if it is or not profitable.
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Chapter 5
Conclusion and further work
The main goal of this work was to evaluate different topologies of circuits capable of rec-
tifying RF signals, thus offering many solutions for energy harvesting systems that intend to
collect electromagnetic waves with low power and high frequency. For better knowledge of
those circuits, the work followed a strategy that started with simulations under ideal con-
ditions, then the real behaviour of the circuit elements was modelled and the circuits were
simulated again and lately some of the tested topologies were assembled and measured. These
stages were presented along this report and each of them was followed by analysis on the re-
sults achieved, leading to important and very useful conclusions.
All the rectifying topologies analysed, simulated and tested along this study had already
been implemented on high power systems which were characterized by great voltages or great
currents and low or very low frequencies. Therefore the great contribution that this report
brings out is the careful evaluation of those circuits working now with very weak signals and
under ultra high frequencies. In summary, the results achieved prompt the usage of energy
harvesting systems that collect the electromagnetic waves, firstly because most of the popu-
lated environments are crowded with telecommunication signals and secondly because it was
proved that it is possible, through a good project, to build circuits for RF-DC conversion
with very good efficiencies.
At this point there is enough information to move forward with the design of the IGS mobile
sensor, which represents the overall project that motivated this work. The next task to be
done should start with the evaluation of the architecture proposed for the guidance mecha-
nism that considers two paralleled antennas, designed to work at the same frequency of the
transmitter, each one linked to a rectifier circuit and a load which must allow the measure-
ment of the received signal power, for instance, this load can be a LED or a buzzer to make
easier the perception of the difference between the two sources. After proving the viability of
this strategy, the electromagnetic content of the environment surrounding the sensor must be
characterized to design an energy harvesting system that fits into it, taking the best advantage
of the RF power available. Before adding the energy harvesting system to the mobile sensor
it must be tested separately, to conclude if it can collect enough energy to supply the MCU,
which must be part of the sensor, or if it doesn’t damage the performance of the guidance
mechanism. As said at the presentation of the IGS the energy harvesting system shall make
use of two antennas, placed on the sensor for guidance purposes. This means the antennas
must be UWB in order to capture a wide range of input signals and they must comprise some
matching networks that increase their capacity to capture the signals coming from the IGS
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transmitter. As soon as all these tasks have been made with success it will be possible to
assemble the sub-systems of the sensor, thus creating a self-sustainable device that could be
very useful for blind people guidance and to enable the autonomous mobility of some machines.
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